EEWORLDEEWORLDEEWORLD

Part Number

Search

510EBB-CAAG

Description
OSC PROG LVPECL 2.5V EN/DS SMD
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

510EBB-CAAG Overview

OSC PROG LVPECL 2.5V EN/DS SMD

510EBB-CAAG Parametric

Parameter NameAttribute value
typeXO (Standard)
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range170MHz ~ 250MHz
Functionenable/disable
outputLVPECL
Voltage - Power2.5V
frequency stability±25ppm
Frequency stability (overall)±50ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)43mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
One week evaluation information delivered~
Good morning~~ The new week's evaluation information is here~~ Come and see what good activities and reports are coming~Activities in the application period: 1. Free review: ST MEMS waterproof pressur...
okhxyyo Special Edition for Assessment Centres
[Open Source] KT1025A may be the most comprehensive MP3 Bluetooth audio data transmission chip BT201 module solution
[i=s]This post was last edited by qyvhome on 2018-11-4 16:59[/i] I have been registered on the forum for a long time, and I don't usually have the opportunity to post technical questions for help. I j...
qyvhome MCU
About DM368's DEEPSLEEP settings
I want to use the deep sleep function of DM368. According to the introduction in section 12.5 of armsystem, I set DDR to self-refresh and configured deep sleep enable. I measured the SD card clock to ...
yanlong DSP and ARM Processors
I don't have money to buy food.
I don’t have money to buy food either~~ Xiaozhi has given beef to others. I don’t have high demands. Just give me chicken or ham!...
银座水王 Talking
Some basic concepts in PCB design
1. The concept of "layer" is similar to the concept of "layer" introduced in word processing or many other software to achieve the nesting and synthesis of pictures, texts, colors, etc. The "layer" of...
Jacktang PCB Design
Under what circumstances will the output end of the A/D sampling and conditioning circuit become suspended?
I'm new to this and need some advice. I've seen that many sampling circuits have a pull-up resistor added before they are connected to the IO port. However, when there is no input to many op amps, the...
电源小白鼠 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 581  1385  2666  389  81  12  28  54  8  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号