ZL40241LDG1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> ZL40241LDG1

ZL40241LDG1: DescriptionTEN LVCMOS OUTPUT LOW ADDITIVE J; Categorylogic logic; File Size763KB，23 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric Compare View All

ZL40241LDG1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ZL40241LDG1	-	-	View	Buy Now

ZL40241LDG1 Overview

TEN LVCMOS OUTPUT LOW ADDITIVE J

ZL40241LDG1 Parametric

Parameter Name	Attribute value
Maker	Microsemi
package instruction	HVQCCN,
Reach Compliance Code	compliant
Other features	ALSO OPERATES AT 3.3 V SUPPLY
series	4000/14000/40000
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	S-XQCC-N32
length	5 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	32
Actual output times	10
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
propagation delay (tpd)	2.77 ns
Same Edge Skew-Max（tskwd）	0.027 ns
Maximum seat height	1 mm
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
width	5 mm
minfmax	200 MHz

Preview

Download Datasheet

View All

Data Sheet

ZL40241

Ten LVCMOS Output Low Additive Jitter Fanout Buffer

Features



3 to 1 input Multiplexer: Two inputs accept any

differential (LVPECL, HCSL, LVDS, SSTL, CML,

LVCMOS) or a single ended signal and the third

input accepts a crystal or a single ended signal



Ten 1.5V/1.8V/2.5V/3.3V LVCMOS outputs



Supports frequencies from 0 to 200MHz



Supports crystals from 8MHz to 60MHz



Ultra-low additive jitter: 17fs (12kHz to 20MHz)



Ultra-low noise floor of -170dBc/Hz



Supports 2.5V or 3.3V power supplies



Output to output skew of 30ps (typical)



Input to output delay of 2ns (typical)

Applications



General purpose clock distribution

Low jitter clock trees

Logic translation

Clock and data signal restoration

Wired and Wireless communications

High performance microprocessor clock distribution

Medical Imaging

Test equipment

ZL40241LDG1

ZL40241LDF1

Ordering Information

32 Pin QFN

32 pin QFN

Trays

Tape and Reel

Package size: 5 x 5 mm

-40



C to +85



-40



C to +85



ZL40241

OUT0

Synchronous OE

OUT1

SEL0

SEL1

IN0_p

IN0_n

OUT2

OUT3

IN1_p

IN1_n

OUT4

XOUT

OUT5

XIN

OUT6

OUT7

OUT8

OUT9

Figure 1. Functional Block Diagram

February 2017

ZL40241

Confidential

Data Sheet

ZL40241

Table of Contents

Features ..................................................................................................................................... 1

Table of Contents ...................................................................................................................... 2

Pin Diagram ............................................................................................................................... 5

Pin Descriptions ......................................................................................................................... 6

Functional Description ............................................................................................................... 8

Clock Inputs ............................................................................................................................... 8

Clock Outputs .......................................................................................................................... 11

Crystal Oscillator Input ............................................................................................................. 11

Termination of unused inputs and outputs .............................................................................. 12

Power Consumption ................................................................................................................ 13

Power Supply Filtering ............................................................................................................. 15

Device Control ......................................................................................................................... 15

AC and DC Electrical Characteristics ...................................................................................... 17

Absolute Maximum Ratings ..................................................................................................... 17

Recommended Operating Conditions ..................................................................................... 17

Package Outline ...................................................................................................................... 22

February 2017

ZL40241

Confidential

Data Sheet

ZL40241

List of Figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.

Functional Block Diagram ........................................................................................................................................... 1

Pin Diagram ................................................................................................................................................................ 5

Input driven by a single ended output ........................................................................................................................ 8

Input driven by DC coupled LVPEVCL output .............................................................................................................. 8

Input driven by DC coupled LVPEVCL output (alternative termination) ...................................................................... 9

Input driven by AC coupled LVPECL output ................................................................................................................. 9

Input driven by HCSL output ....................................................................................................................................... 9

Input driven by LVDS output ..................................................................................................................................... 10

Input driven by AC coupled LVDS .............................................................................................................................. 10

Input driven by an SSTL output ................................................................................................................................. 10

Termination for 3.3V LVPECL outputs ....................................................................................................................... 11

Crystal Oscillator Circuit............................................................................................................................................ 11

Phase Noise Plot with 25MHz Crystal ....................................................................................................................... 12

Device power consumption per output for V

= V

DDO

= 3.465V ............................................................................... 13

Device power consumption per output for V

= V

DDO

= 2.625V ............................................................................... 14

Dynamic supply current per output for different output supply voltages ................................................................ 14

Power Supply Filtering .............................................................................................................................................. 15

OE Output Disable .................................................................................................................................................... 15

OE Output Enable ..................................................................................................................................................... 16

February 2017

ZL40241

Confidential

Data Sheet

ZL40241

List of Tables

Table 1 · Pin Descriptions ............................................................................................................................................................................... 6

Table 2 · Absolute Maximum Ratings* ......................................................................................................................................................... 17

Table 3 · Recommended Operating Conditions* .......................................................................................................................................... 17

Table 4 · Current consumption ..................................................................................................................................................................... 17

Table 5 · Input Characteristics* .................................................................................................................................................................... 18

Table 6 · Crystal Oscillator Characteristics* ................................................................................................................................................. 18

Table 7 · LVCMOS Output Characteristics* .................................................................................................................................................. 19

Table 8 · LVCMOS Output Additive Jitter and Phase Noise* ......................................................................................................................... 20

Table 9 · LVCMOS Output Jitter Phase Noise with 25MHz XTAL*................................................................................................................. 21

Table 10 · 5x5mm QFN Package Thermal Properties ................................................................................................................................... 21

February 2017

ZL40241

Confidential

ZL40241LDG1 Related Products

	ZL40241LDG1	ZL40241LDF1
Description	TEN LVCMOS OUTPUT LOW ADDITIVE J	TEN LVCMOS OUTPUT LOW ADDITIVE J
Maker	Microsemi	Microsemi
package instruction	HVQCCN,	HVQCCN,
Reach Compliance Code	compliant	compliant
Other features	ALSO OPERATES AT 3.3 V SUPPLY	ALSO OPERATES AT 3.3 V SUPPLY
series	4000/14000/40000	4000/14000/40000
Input adjustment	DIFFERENTIAL MUX	DIFFERENTIAL MUX
JESD-30 code	S-XQCC-N32	S-XQCC-N32
length	5 mm	5 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER
Number of functions	1	1
Number of terminals	32	32
Actual output times	10	10
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	UNSPECIFIED	UNSPECIFIED
encapsulated code	HVQCCN	HVQCCN
Package shape	SQUARE	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
propagation delay (tpd)	2.77 ns	2.77 ns
Same Edge Skew-Max（tskwd）	0.027 ns	0.027 ns
Maximum seat height	1 mm	1 mm
Maximum supply voltage (Vsup)	2.625 V	2.625 V
Minimum supply voltage (Vsup)	2.375 V	2.375 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal form	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD
width	5 mm	5 mm
minfmax	200 MHz	200 MHz

Recommended Resources

Direct current ignites fluorescent lamp circuit

Resistance test circuit using monolithic integrated circuit

Using 555 high-efficiency negative power conversion circuit diagram

Full wave control circuit of series motor

Turn-off voltage waveform of IGBT in hard-switching chopper circuit

Computer motherboard circuit diagram 815 3_10

View Munich from the company: Toshiba online exhibition is launched!: The annual Munich Electronics Show has begun again (March 17-19, Shanghai New International Expo Center). I believe that many friends in the forum have already rushed to the scene. However, considerin...; EEWORLD社区 Integrated technical exchanges

[AN-746 Application Note] Supporting FDDI with the ADN2812: Introduction: The ADN2812 continuous rate clock and data recovery (CDR) device supports all NRZ and NRZI random data patterns between 12.3Mbps and 2.7Gbps, and is protocol independent....; EEWORLD社区 ADI Reference Circuit

Resonance peak in source filter?: Can any experts here tell me what the resonance peak in active filtering means? Why, if the quality factor is too large, the resonance peak will be too large and need to be reduced. Is there a definit...; tdnx611g Analog electronics

P87LPC76x I2C Slave Programming Specifications: This article gives a concise I2C software specification and an ASM demonstration program that only supports the slave. This article is a supplement to the application note AN464 Using the P87LPC76X as...; rain Analog electronics

[Community Lecture] Data Collection System Design Principles and Basic Methods: [b][font=宋体][size=16pt]1. Basic principles of data acquisition system design[/size][/font][/b][b][font=黑体][size=16pt][/size][/font][/b] [b][size=14pt][font=Times New Roman]1[/font][/size][/b][b][font=...; 天天向上 Test/Measurement

P2OUT &= ~BIT3; P2OUT &= ~BIT4; What do these two codes mean?: Please explain in more detail, I don't understand anything....; 切换中英文 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components