EEWORLDEEWORLDEEWORLD

Part Number

Search

XC4VLX25-12SFG363C

Description
IC FPGA 240 I/O 363FCBGA
CategoryProgrammable logic devices    Programmable logic   
File Size217KB,9 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Environmental Compliance
Download Datasheet Parametric View All

XC4VLX25-12SFG363C Online Shopping

Suppliers Part Number Price MOQ In stock  
XC4VLX25-12SFG363C - - View Buy Now

XC4VLX25-12SFG363C Overview

IC FPGA 240 I/O 363FCBGA

XC4VLX25-12SFG363C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerXILINX
Parts packaging codeBGA
package instructionLEAD FREE, FBGA-363
Contacts363
Reach Compliance Codenot_compliant
ECCN code3A991.D
Factory Lead Time12 weeks
maximum clock frequency1205 MHz
JESD-30 codeS-PBGA-B363
JESD-609 codee1
length17 mm
Humidity sensitivity level4
Configurable number of logic blocks2688
Number of entries240
Number of logical units24192
Output times240
Number of terminals363
Maximum operating temperature85 °C
Minimum operating temperature
organize2688 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Encapsulate equivalent codeBGA363,20X20,32
Package shapeSQUARE
Package formGRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)260
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.99 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Silver/Copper (Sn95.5Ag4.0Cu0.5)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width17 mm
`
0
R
Virtex-4 Family Overview
0
0
DS112 (v3.1) August 30, 2010
Product Specification
General Description
Combining Advanced Silicon Modular Block (ASMBL™) architecture with a wide variety of flexible features, the Virtex®-4
family from Xilinx greatly enhances programmable logic design capabilities, making it a powerful alternative to ASIC
technology. Virtex-4 FPGAs comprise three platform families—LX, FX, and SX—offering multiple feature choices and
combinations to address all complex applications. The wide array of Virtex-4 FPGA hard-IP core blocks includes the
PowerPC® processors (with a new APU interface), tri-mode Ethernet MACs, 622 Mb/s to 6.5 Gb/s serial transceivers,
dedicated DSP slices, high-speed clock management circuitry, and source-synchronous interface blocks. The basic Virtex-4
FPGA building blocks are enhancements of those found in the popular Virtex, Virtex-E, Virtex-II, Virtex-II Pro, and
Virtex-II Pro X product families, so previous-generation designs are upward compatible. Virtex-4 devices are produced on a
state-of-the-art 90 nm copper process using 300 mm (12-inch) wafer technology.
Summary of Virtex-4 Family Features
Three Families — LX/SX/FX
-
-
-
Virtex-4 LX: High-performance logic applications solution
Virtex-4 SX: High-performance solution for digital signal
processing (DSP) applications
Virtex-4 FX: High-performance, full-featured solution for
embedded platform applications
Digital clock manager (DCM) blocks
Additional phase-matched clock dividers (PMCD)
Differential global clocks
18 x 18, two’s complement, signed Multiplier
Optional pipeline stages
Built-in Accumulator (48-bit) and Adder/Subtracter
Distributed RAM
Dual-port 18-Kbit RAM blocks
·
Optional pipeline stages
·
Optional programmable FIFO logic automatically
remaps RAM signals as FIFO signals
High-speed memory interface supports DDR and DDR-2
SDRAM, QDR-II, and RLDRAM-II.
SelectIO™ Technology
-
-
-
-
1.5V to 3.3V I/O operation
Built-in ChipSync™ source-synchronous technology
Digitally controlled impedance (DCI) active termination
Fine grained I/O banking (configuration in one bank)
Xesium™ Clock Technology
-
-
-
XtremeDSP™ Slice
-
-
-
Smart RAM Memory Hierarchy
-
-
Flexible Logic Resources
Secure Chip AES Bitstream Encryption
90 nm Copper CMOS Process
1.2V Core Voltage
Flip-Chip Packaging including Pb-Free Package
Choices
RocketIO™ 622 Mb/s to 6.5 Gb/s Multi-Gigabit
Transceiver (MGT) [FX
only]
IBM PowerPC RISC Processor Core [FX
only]
-
-
PowerPC 405 (PPC405) Core
Auxiliary Processor Unit Interface (User Coprocessor)
Multiple Tri-Mode Ethernet MACs [FX
only]
-
Table 1:
Virtex-4 FPGA Family Members
Configurable Logic Blocks (CLBs)
(1)
Array
(3)
Row x Col
Logic
Cells
Block RAM
Ethernet
MACs
RocketIO
Transceiver
Blocks
Total Max
I/O
User
Banks I/O
Device
XC4VLX15
XC4VLX25
XC4VLX40
XC4VLX60
XC4VLX80
XC4VLX100
XC4VLX160
Slices
PowerPC
Max
Max
Processor
Distributed
XtremeDSP
18 Kb
Block
Slices
(2)
Blocks RAM (Kb)
DCMs PMCDs
Blocks
RAM (Kb)
64 x 24
96 x 28
128 x 36
128 x 52
160 x 56
192 x 64
192 x 88
13,824
24,192
41,472
59,904
80,640
6,144
10,752
18,432
26,624
35,840
96
168
288
416
560
768
1056
1392
32
48
64
64
80
96
96
96
48
72
96
160
200
240
288
336
864
1,296
1,728
2,880
3,600
4,320
5,184
6,048
4
8
8
8
12
12
12
12
0
4
4
4
8
8
8
8
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
9
11
13
13
15
17
17
17
320
448
640
640
768
960
960
960
110,592 49,152
152,064 67,584
XC4VLX200 192 x 116 200,448 89,088
© Copyright 2004–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. The PowerPC name and logo are registered trademarks of IBM Corp. and used under license. All other trademarks are the property of their respective owners.
DS112 (v3.1) August 30, 2010
Product Specification
www.xilinx.com
1
Help, a question about ISA bus
The CPU signal goes through the north bridge to the south bridge. Does the south bridge usually integrate 8250, keyboard and other controllers? In this way, when it is found that the CPU address signa...
dzzl Embedded System
Record the use of TM1668 driver
I am new to single-chip microcomputers. Here is a record of using TM1668 to drive a common anode LED patch.#include "config.h"void Send_Data(unsigned char datas); unsigned char getConmergeSegs(unsigne...
yleer3407 51mcu
Newbie help, ESP8266 program problem
[i=s]This post was last edited by Zhuanzhuan on 2022-3-29 20:24[/i]When the board is connected to uPyCraft_V1.1, Download the program and run it normally. After disconnecting, resetting and restarting...
转转丶 MicroPython Open Source section
Windows Mobile 6 has a problem
1>C:\Program Files\Windows Mobile 6 SDK\PocketPC\include\ARMV4I\winnt.h(2977) : error C2061: syntax error: identifier “PCONTEXT” 1>C:\Program Files\Windows Mobile 6 SDK\PocketPC\include\ARMV4I\winnt.h...
hades2011 Embedded System
The principle of I2C bus digital potentiometer and its interface design with single chip microcomputer
Abstract The I2Cbus digital potentiometer is a representative one of the digital potentiometers launched by Xicor Corporation. It integrates many advanced features and attracts much attention from use...
rain MCU
Keysight Technologies 1688 Online Store Offers 50% Off E5061B Network Analyzer in April
[align=left]I would like to share with you a special offer. Keysight Technologies 1688 online store is offering a 50% discount on E5061B network analyzer[/align][align=left]E5061B ENA Series Network A...
eric_wang Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2143  70  784  218  2484  44  2  16  5  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号