EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89824L

Description
3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
File Size51KB,4 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Compare View All

SY89824L Overview

3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER

3.3V 1:22 HIGH-PERFORMANCE,
LOW VOLTAGE
BUS CLOCK DRIVER
FEATURES
s
3.3V core supply, 1.8V output supply for reduced
ClockWorks™
SY89824L
DESCRIPTION
The SY89824L is a High Performance Bus Clock Driver
with 22 differential HSTL (High Speed Transceiver Logic)
output pairs. The part is designed for use in low voltage
(3.3V/1.8V) applications which require a large number of
outputs to drive precisely aligned, ultra low skew signals to
their destination. The input is multiplexed from either HSTL
or LVPECL (Low Voltage Positive Emitter Coupled Logic)
by the CLK_SEL pin. The Output Enable (OE) is
synchronous so that the outputs will only be enabled/
disabled when they are already in the LOW state. This
avoids any chance of generating a runt clock pulse when
the device is enabled/disabled as can happen with an
asynchronous control.
The SY89824L features low pin-to-pin skew (50ps max.)
and low part-to-part skew (200ps max.)—performance
previously unachievable in a standard product having such
a high number of outputs. The SY89824L is available in a
single space saving package, enabling a lower overall cost
solution.
power
s
LVPECL and HSTL inputs
s
22 differential HSTL (low-voltage swing) output pairs
s
HSTL outputs drive 50
to ground with no offset
voltage
s
Low part-to-part skew (200ps max.)
s
Low pin-to-pin skew (50ps max.)
s
Available in a 64-Pin EPAD HQFP
PIN CONFIGURATION
Q
0
Q
0
V
CCO
V
CCO
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
Q
1
Q
1
Q
2
Q
2
Q
3
Q
3
Q
4
Q
4
Q
5
Q
5
Q
6
Q
6
V
CCO
NC
NC
V
CCI
HSTL_CLK
HSTL_CLK
CLK_SEL
LVPECL_CLK
LVPECL_CLK
GND
OE
NC
NC
Q
21
Q
21
V
CCO
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
48
47
46
45
44
43
42
V
CCO
Q
7
Q
7
Q
8
Q
8
Q
9
Q
9
Q
10
Q
10
Q
11
Q
11
Q
12
Q
12
Q
13
Q
13
V
CCO
PIN NAMES
Pin
HSTL_CLK, /HSTL_CLK
LVPECL_CLK, /LVPECL_CLK
CLK_SEL
OE
Q
0
-Q
21
, /Q
0
-/Q
21
GND
V
CCI
V
CCO
Function
Differential HSTL Inputs
Differential LVPECL Inputs
Input CLK Select (LVTTL)
Output Enable (LVTTL)
Differential HSTL Outputs
Ground
V
CC
Core
V
CC
Output
64-PIN
HQFP
41
40
39
38
37
36
35
34
33
APPLICATIONS
s
High-performance PCs
s
Workstations
s
Parallel processor-based systems
s
Other high-performance computing
s
Communications
V
CCO
Q
20
Q
20
Q
19
Q
19
Q
18
Q
18
Q
17
Q
17
Q
16
Q
16
Q
15
Q
15
Q
14
Q
14
V
CCO
LOGIC SYMBOL
CLK_SEL
HSTL_CLK
HSTL_CLK
0
22
22
Q0 - Q21
Q0 - Q21
LVPECL_CLK
1
LVPECL_CLK
LEN
Q
OE
D
Rev.: C
Amendment: /1
1
Issue Date: March 2000

SY89824L Related Products

SY89824L SY89824LHC
Description 3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER 3.3V 1:22 HIGH-PERFORMANCE, LOW VOLTAGE BUS CLOCK DRIVER
About the error problem when calling ModelSim-Altera 10.1d in Quartus II 13.1
I have just installed Quartus13.1 and the ModelSim-Altera 10.1d version that comes with it. When I call ModelSim-Alteara during simulation, I find the following error: "Can't launch the ModelSim-Alter...
xiaoIN FPGA/CPLD
Help, please help me debug DDR on DM6437 platform
Background: Customized DM6437 circuit, using two MT47H64M16HR-3 DDR2 chips, forming a 256MB+32bit+8bank+1024word DDR memory layout Development environment: CCS4.2.4 + Seed560Plus + customized DM6437 p...
yks2003 DSP and ARM Processors
LPC54608 CMSIS-DAP not working??
[align=left][size=15px]The CMSIS-DAP debugger cannot be found!!!, I repeatedly used LPCScrypt to burn CMSIS-DAP and jLink, and found that the burning report was successful, but the CMSIS-DAP debugger ...
okwh NXP MCU
Combined application of basic power topology
[size=3][b]1. Abstract[/b][/size] [size=3]Switching power supplies have penetrated into various industries of the national economy. Designers either design power supplies by themselves or purchase pow...
木犯001号 Power technology
Several issues on partial discharge
I'm wondering if there is anyone familiar with partial discharge. I've been working on some partial discharge acquisition circuits recently. But after looking up a lot of information, I still don't un...
单片机菜菜 Test/Measurement
Urgently seeking hardware development talents
High salary for talents! Job description: Job requirements: 1. Master's degree or above in biomedical engineering, precision instruments, detection electronics, electronic information engineering and ...
caesar1980 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 39  2210  1825  2076  189  1  45  37  42  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号