EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89221UHY

Description
1:15 LVPECL Fanout Buffer
File Size845KB,17 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric Compare View All

SY89221UHY Online Shopping

Suppliers Part Number Price MOQ In stock  
SY89221UHY - - View Buy Now

SY89221UHY Overview

1:15 LVPECL Fanout Buffer

SY89221UHY Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
PackagingTray
Supplier PackageTQFP EP
Pin Count64
Standard Package NameQFP
MountingSurface Mount
Package Height1
Package Length10
Package Width10
PCB changed64
Lead ShapeGull-wing
SY89221U
Precision 1:15 LVPECL Fanout Buffer with
2:1 MUX and Four ÷1/÷2/÷4 Clock Divider
Output Banks
General Description
The SY89221U is a 2.5/3.3V precision, high-speed,
integrated clock divider and LVPECL fanout buffer
capable of handling clocks up to 1.5GHz. Optimized
for
communications
applications,
the
four
independently controlled output banks are phase-
matched and can be configured for pass through ÷1,
÷2 or ÷4 divider ratios.
The differential input includes Micrel’s unique, 3-pin
input termination architecture that allows the user to
interface to any differential signal (AC- or DC-coupled)
as small as 100mV (200mV
PP
) without any level
shifting or termination resistor networks in the signal
path. The low-skew, low-jitter outputs are LVPECL
compatible with extremely fast rise/fall times that are
guaranteed to be less than 220ps.
The /MR (master reset) input asynchronously resets
the outputs. A four-clock delay after de-asserting /MR
allows the counters to synchronize and start the
outputs from the same state without any runt pulse.
The SY89221U is part of Micrel’s Precision Edge
®
product family. All support documentation can be
found at Micrel's web site at:
www.micrel.com.
Features
Four low-skew LVPECL output banks with
independently programmable ÷1, ÷2 and ÷4 divider
options
Four output banks, 15 total outputs
Guaranteed AC performance over temperature and
voltage:
– Accepts a clock frequency up to 1.5GHz
– <1600ps IN-to-OUT propagation delay
– <270ps rise/fall time
– <35 ps within-bank skew
Fail Safe Input
– Prevents outputs from oscillating
Ultra-low jitter design:
– <1ps
RMS
random jitter
– <10ps
PP
total jitter (clock)
Patent-pending input termination and VT pin
accepts DC- and AC-coupled inputs (CML, PECL,
LVDS)
CMOS/TTL-compatible output enable (EN) and
divider select control
2.5V ±5% or 3.3V ±10% power supply
–40°C to +85°C temperature range
Available in 64-pin TQFP
Applications
All SONET/SDH applications
All Fibre Channel applications
All Gigabit Ethernet applications
Markets
United States Patent No. RE44,134
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (
408
) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
LAN/WAN routers/switches
Enterprise servers
Storage
ATE
Test and measurement
August 2007
M9999-082407-C
hbwhelp@micrel.com
or (408) 955-1690

SY89221UHY Related Products

SY89221UHY SY89221UHY-TR
Description 1:15 LVPECL Fanout Buffer Clock Divider 15-OUT 2-IN 1:15 64-Pin TQFP EP T/R
EU restricts the use of certain hazardous substances Compliant Compliant
ECCN (US) EAR99 EAR99
Part Status Active Active
Packaging Tray Tape and Reel
Supplier Package TQFP EP TQFP EP
Pin Count 64 64
Standard Package Name QFP QFP
Mounting Surface Mount Surface Mount
Package Height 1 1
Package Length 10 10
Package Width 10 10
PCB changed 64 64
Lead Shape Gull-wing Gull-wing
Please
Based on the single chip microcomputer, the resistance measurement is realized by using the constant current source, and the display part is realized by using the buzzer or the display light. How to r...
爱吃蛋炒饭 Microchip MCU
I'm working on a switching power supply recently, so I'll give you some information... about inverters, haha... maybe it's not suitable for you, please forgive me
I'm working on a switching power supply recently, so I'll give you some information... about inverters, haha... maybe it's not suitable for you, please forgive me...
破茧佼龙 MCU
Principle and use of SRL16 shift register of Xilinx FPGA
Font: Small Medium Large | Print Published: 2009-12-07 06:59 Author: qq1234 Source: Open Source IP All-in-One Island can define the shift length of the shift register. That is, a 16-bit shift register...
gauson FPGA/CPLD
Design of battery management system for electric vehicles
With the increasing shortage of energy, rising oil prices and urban environmental pollution, the development and utilization of new energy to replace oil has been increasingly valued by governments of...
wonderto Automotive Electronics
I bricked my satellite TV set-top box. Please help me fix it.
The model is ZY--5518A H, the board is PCB-2023FD5, the configuration is Hi2023EC-Hi3102E-5812, the upgrade port is 5-pin, counting from left to right, pin 1 is ground, pins 2 and 3 are data, pin 4 is...
damafeng Embedded System
About the problem of f2013p1 port interruption
I use the falling edge interrupt of the p1.5 port of f2013, and connect it to the out pin of the infrared receiver 1838. When there is no signal, the 1838 is always high. If the 1838 is always powered...
huanglinyu Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1350  2547  2894  234  356  28  52  59  5  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号