Available in 28-pin plastic (PLCC) or metal (MLCC)
J-lead package
SY604
FINAL
DESCRIPTION
Micrel-Synergy's SY604 is an ECL-compatible timing vernier
(delay generator) whose time delay is programmed via an 8-
bit code which is loaded concurrently with the circuit trigger.
The SY604 is fabricated in Micrel-Synergy's proprietary
ASSET™ bipolar process.
This device can be retriggered at speeds up to 125MHz,
with a delay span as short as 4ns. At minimum span, the
resolution is 4ns/255 = 15.7ps per step. The delay span is
externally adjustable up to 40ns. The SY604 employs
differential TRIGGER inputs, and produces a differential
OUTPUT pulse; all other control signals are single-ended
ECL. Edge delay is specified by an 8-bit input which is loaded
into the device with the TRIGGER. The output pulse width will
typically be 3.5ns.
The SY604 is commonly used in Automatic Test Equipment
to provide precise timing edge placement; it is also found in
many instrumentation and communications applications.
Micrel-Synergy's circuit design techniques coupled with
ASSET™ technology result in not only ultra-fast performance,
but allow device operation at lower power dissipation than
competing technologies. Outstanding reliability is achieved in
volume production.
BLOCK DIAGRAM
D0 - D7
8
LATCH
8
DAC
I/V
PIN CONFIGURATION
V
BB
+
–
PULSE
GEN
OUT
V
CC
OUT
OUT
V
CC
V
CC
V
CC
NC
CE
D
FF
0 = STOP
1 = RUN
LINEAR
RAMP
GENERATOR
25 24 23 22 21 20 19
D
0
D
1
D
2
D
3
D
4
D
5
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
TRIG
NC
COMP
2
CE
COMP
1
NC
V
BB
IEXT
R
TOP VIEW
PLCC
J28-1
16
15
14
13
12
IEXT
D
6
V
EE1
V
EE1
D
7
TRIG
V
EE0
V
EE0
Rev.: E
TRIG
Amendment: /0
1
Issue Date: May, 1998
Micrel
SY604
PIN DESCRIPTION
D0 – D7
Data input pins (ECL compatible). On the rising edge of TRIG,
a ramp is initiated whereupon D0-D7 are latched into the
device. D0 is the LSB. These inputs specify the amount of
delay from the rising edge of TRIG to the output pulse.
CE
Chip enable input (ECL compatible). CE must be a logical
zero on the rising edge of TRIG to enable the device to
respond to the trigger. If CE is floating, the trigger will always
be enabled.
TRIG, TRIG
Differential trigger inputs (ECL compatible). The rising edge
of TRIG is used to trigger the delay cycle if CE is a logical zero.
If CE is a logical one, no operation occurs. It is recommended
that triggering be performed with differential inputs.
OUT, OUT
Differential outputs (ECL compatible).
IEXT
Current reference pin. The amount of current sourced into this
pin determines the span of output delay. The voltage at IEXT
is typically –1.25V.
COMP1, COMP2
Compensation pins. A 0.1µF ceramic capacitor must be
connected between COMP1 and V
EE0
, and COMP2 and V
EE0
(see Figure 3).
V
EE
Device power. All V
EE
pins must be connected.
V
CC
Device ground. All V
CC
pins must be connected together.
V
BB
A –1.36V (typical) output.
FUNCTIONAL DESCRIPTION
The output pulse generation cycle begins with the arrival of
TRIG shown in
Figure 1.
When TRIG transitions to a high and
CE is low, the values on D0 - D7 are latched, thereby setting
the DAC values. Simultaneously with the latching of D0 - D7,
the linear ramp generator is enabled.
When the ramp level reaches that of the DAC, the
comparator initiates the pulse generator to produce an output
pulse of fixed width. The generation of an output pulse resets
the ramp and the cycle is ready to begin again.
D0 - D7
DATA
CE
TRIG
OUT
Figure 1.
2
Micrel
SY604
ABSOLUTE MAXIMUM RATING
(1)
Symbol
V
EE
V
I
I
OUT
Parameter
Power Supply (V
CC
= 0V)
Input Voltage (V
CC
= 0V)
Output Current
— Continuous
— Surge
Operating Temperature Range
Operating Range
(2)
Value
-8 to 0
0 to V
EE
50
100
0 to +85
-5.7 to -4.2
˚C
V
Unit
V
V
mA
T
A
V
EE
NOTES:
1. Beyond which device life may be impaired.
2. Parametric values specified at 10E Series: - 4.75V to - 5.5V.
DC CHARACTERISTICS
(1)
T
A
= +0˚C
Symbol
V
IH
V
IL
V
OH
V
OL
I
IH
I
IH
I
IL
I
IL
D
L
I
L
V
BB
I
EXT
Parameter
Input HIGH Voltage (10K)
Input LOW Voltage (10K)
Output HIGH Voltage (10K)
Output LOW Voltage (10K)
Input High Current (Vin = V
IH
max)
TRIG, TRIG
Input Low Current (Vin = V
IL
min)
TRIG, TRIG
Output Delay Spans
Differential Linearity Error**
Integral Linearity Error**
V
BB
Output Voltage
I
EXT
for Tspans
Tspan = 4ns
Tspan = 5ns
Tspan = 10ns
Tspan = 15ns
Tspan = 20ns
Tspan = 30ns
Tspan with I
EXT
= 1.8 mA
(Tspan = Tmax - Tmin)
Tmin
Minimum Delay Time*
Data = 00, Tspan = 5ns
Tspan = 10ns
Tspan = 15ns
Tspan = 20ns
Tspan = 25ns
Tspan = 30ns
V
EE
Supply Current
Min.
-1170
-1950
-1020
-1950
—
—
—
—
—
—
-1.44
1.80
1.45
0.70
0.45
0.34
0.20
4.1
—
—
—
—
—
—
—
Typ.
—
—
-975
-1755
100
100
100
100
±0.84
±1.16
—
2.38
1.85
0.93
0.62
0.46
0.30
—
2.8
3.4
4.0
4.6
5.2
5.8
—
Max.
-840
-1480
-840
-1630
150
150
150
150
±0.9
±1.25
-1.25
2.80
2.40
1.20
0.80
0.60
0.40
6.5
3.8
4.9
6.0
7.1
8.2
9.3
100
MIn.
-1130
-1950
-980
-1950
—
—
—
—
—
—
-1.44
1.80
1.45
0.70
0.45
0.34
0.20
4.1
—
—
—
—
—
—
—
T
A
= +25˚C
Typ.
—
—
-920
-1750
100
100
100
100
±0.84
±0.89
-1.35
2.38
1.85
0.93
0.62
0.46
0.30
—
2.8
3.4
4.0
4.6
5.2
5.8
70
Max.
-810
-1480
-810
-1630
150
150
150
150
±0.9
±1.0
-1.25
2.80
2.40
1.20
0.80
0.60
0.40
6.5
3.8
4.9
6.0
7.1
8.2
9.3
100
Min.
-1070
-1950
-920
-1950
—
—
—
—
—
—
-1.44
1.80
1.45
0.70
0.45
0.34
0.20
4.1
—
—
—
—
—
—
—
T
A
= +70˚C
Typ.
—
—
-850
-1720
100
100
100
100
±0.84
±0.89
—
2.38
1.85
0.93
0.62
0.46
0.30
—
2.8
3.4
4.0
4.6
5.2
5.8
—
Max.
-735
-1450
-735
-1600
150
150
150
150
±0.9
±1.0
-1.25
2.80
2.40
1.20
0.80
0.60
0.40
6.5
3.8
4.9
6.0
7.1
8.2
9.3
100
Unit
mV
mV
mV
mV
µA
µA
µA
µA
LSB
V
mA
mA
mA
mA
mA
mA
ns
ns
ns
ns
ns
ns
ns
mA
I
EE
NOTE:
1. 10K series circuits are designed to meet the DC specifications shown in the table after thermal equilibrium has been established. The circuit is in a test
socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50Ω resistor
to -2.0 volts.
3
Micrel
SY604
AC CHARACTERISTICS
ECL input values are -0.9 to -1.7V, with input rise/fall times
≤
2ns,
measured between the 20% and 80% points. Timing reference
points at 50% for inputs and outputs.
OUT and OUT loading with 50Ω to -2.0V. Typical values are
based on nominal temperature, i.e., and nominal voltage, i.e.,
-5.2V.
T
A
= +25˚C
Max.
125
—
4.5
750
—
220
40
157
—
—
—
—
—
—
—
—
Min.
—
2.0
2.5
—
8.0
—
4.0
15.7
—
—
—
2.0
1.5
2.0
1.0
1.5
Typ.
—
1.0
3.5
550
—
125
—
—
2
2
60
—
—
—
—
—
Max.
125
—
4.5
750
—
220
40
157
—
—
—
—
—
—
—
—
Min.
—
2.0
2.5
—
8.0
—
4.0
15.7
—
—
—
2.0
1.5
2.0
1.0
1.5
T
A
= +70˚C
Typ.
—
1.0
3.5
550
—
125
—
—
2
2
60
—
—
—
—
—
Max.
125
—
4.5
750
—
220
ns
40
157
—
—
—
—
—
—
—
—
Unit
MHz
ns
ns
ps
ns
ps/ns
ns
ps
ps/˚C
ps/˚C
ps/V
ns
ns
ns
ns
ns
T
A
= +0˚C
Symbol
f
MAX
t
WI
t
WO
t
S
Trigger Rate
(1)
Trigger Width High
Output Pulse Width High Time
Output Pulse Rise/Fall Time (20/80%)
Output Pulse Spacing
Span = 4ns @ 1 LSB
Minimum Delay Time vs. Tspan
Parameter
Min.
—
2.0
2.5
—
8.0
Typ.
—
1.0
3.5
550
—
125
—
—
2
2
60
—
—
—
—
—
∆
T00 / ns (Tspan = 5 to 10ns)
—
4.0
15.7
—
—
—
2.0
1.5
2.0
1.0
1.5
1 LSB
1 LSB
Output Delay
Tspan (Tspan = Tmax - Tmin)
Resolution (Tspan / 225)
Tempo (5ns Span)
∆
Tspan / ˚C
∆
Tmin / ˚C
Power Supply Rejection
(Data = 0-FF HEX, Tspan = 5ns)
CE Setup Time
CE Hold Time
WRITE Pulse Width High Time
D0 - D7 Setup Time
D0 - D7 Hold Time
t
S
t
H
t
WH
t
DS
t
DH
NOTE:
1. See chart below:
Maximum Tspan and Trigger Rates
Maximum Tspan (ns)
Maintaining Linearity
of
±
1 LSB
4.0
5.1
5.8
6.75
8.1
9.9
12.0
15.5
22.0
8.0
10.0
11.1
12.5
14.3
16.6
20.0
25.0
33.3
Minimum Trigger
Periods (ns)
The information in this table is guaranteed but not 100% production tested.
京公网安备 11010802033920号
EEWORLD
