EEWORLDEEWORLDEEWORLD

Part Number

Search

SY10E160JZ

Description
12-BIT PARITY GENERATOR/CHECKER
Categorylogic    logic   
File Size60KB,5 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

SY10E160JZ Overview

12-BIT PARITY GENERATOR/CHECKER

SY10E160JZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
Parts packaging codeQLCC
package instructionQCCJ,
Contacts28
Reach Compliance Codecompli
series10E
JESD-30 codeS-PQCC-J28
JESD-609 codee3
length11.48 mm
Logic integrated circuit typePARITY GENERATOR/CHECKER
Humidity sensitivity level2
Number of digits12
Number of functions1
Number of terminals28
Maximum operating temperature85 °C
Minimum operating temperature
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)0.95 ns
Certification statusNot Qualified
Maximum seat height4.57 mm
surface mountYES
technologyECL
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceMatte Tin (Sn)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.48 mm
Micrel, Inc.
12-BIT PARITY
GENERATOR/CHECKER
SY10E160
SY100E160
SY10E160
SY100E160
FEATURES
s
Provides odd-HIGH parity of 12 inputs
s
Extended 100E V
EE
range of –4.2V to –5.5V
s
s
s
s
Output register with Shift/Hold capability
900ps max. D to Q, /Q output
Enable control
Asynchronous Register Reset
DESCRIPTION
The SY10/100E160 are high-speed, 12-bit parity
generator/checkers with differential outputs, for use in
new, high-performance ECL systems. The output Q takes
on a logic HIGH value only when an odd number of inputs
are at a logic HIGH. A logic HIGH on the enable input (EN)
forces the output Q to a logic LOW.
An additional feature of the E160 is the output register.
Two multiplexers and their associated signals control the
register input by providing the option of holding present
data, loading the new parity data or shifting external data
in. To hold the present data, the Hold signal (HOLD) must
be at a logic LOW level. If the HOLD signal is at a logic
HIGH, the data present at the Q output is passed through
the first multiplexer. Taking the Shift signal (SHIFT) to a
logic HIGH will shift the data at the S-IN pin into the output
register. If the SHIFT signal is at a logic LOW, the output
of the first multiplexer is then passed through to the register.
The register itself is clocked on the rising edge of CLK
1
or CLK
2
(or both). The presence of a logic HIGH on the
reset pin (R) forces the register output Y to a logic LOW.
s
Differential outputs
s
Fully compatible with industry standard 10KH,
100K ECL levels
s
Internal 75K
input pulldown resistors
s
Fully compatible with Motorola MC10E/100E160
s
Available in 28-pin PLCC package
BLOCK DIAGRAM
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
EN
HOLD
S-IN
SHIFT
CLK
1
CLK
2
R
Q
Q
0
MUX
1
SEL
1
SEL
R
0
MUX
Y
D
Y
M9999-032006
hbwhelp@micrel.com or (408) 955-1690
Rev.: F
Amendment: /0
1
Issue Date: March 2006

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1418  1134  2089  2633  1341  29  23  43  54  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号