EEWORLDEEWORLDEEWORLD

Part Number

Search

552BM000455DGR

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552BM000455DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
552BM000455DGR - - View Buy Now

552BM000455DGR Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552BM000455DGR Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 1148.3516MHz,148.5MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
Looking for genuine win ce5.0 software
Hello everyone, I want to buy genuine software for Win CE5.0 operating system, and I want it to come with IE, MSN, and Media Player. If you have any, please contact me. Also, my company is looking for...
allen001 Embedded System
USB interface chip CY7C68013 (2)
[align=left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-serif, 脣脦脤氓][size=12px]EZ-USB FX2 上电加载过程:[/size][/font][/color][/align][align=left][color=rgb(51, 51, 51)][font=Arial, Helvetica, sans-s...
chenzhufly FPGA/CPLD
Solution to MSP430 emulator downgrade failure
Preparation: CCS (I used version 5.5), emulator, downgrade tool. Downgrade failure is mostly caused by carelessness and failure to unplug and plug. The solution has been given on CSDN, so I will not r...
REMY Microcontroller MCU
Looking for award-winning works and papers of the 2007-2013 National Undergraduate Electronic Design Competition
Looking for award-winning works and papers of the 2007-2013 National Undergraduate Electronic Design Competition...
caimenting Electronics Design Contest
Questions
Now we use STM32 to output eight-way sine waves, add AD sampling and LCD display, but the problem is that AD sampling and LCD display are time-consuming and need to be refreshed constantly, which seri...
xinmeng_wit MCU
2008 Anhui Province College Student Electronic Design Competition Topic
[i=s]This post was last edited by paulhyde on 2014-9-15 09:08[/i]Integrated Circuit Chip Tester (Question A) 1. Task Design and manufacture an integrated circuit chip tester that can perform logic fun...
dulfke Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1187  2679  255  1818  2783  24  54  6  37  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号