EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-18-FREQ6-15H1CE

Description
Parallel - Fundamental Quartz Crystal, 9MHz Min, 10MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryCrystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-18-FREQ6-15H1CE Overview

Parallel - Fundamental Quartz Crystal, 9MHz Min, 10MHz Max, ROHS COMPLIANT PACKAGE-2

LP49-18-FREQ6-15H1CE Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Is SamacsysN
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.005%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance18 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency10 MHz
Minimum operating frequency9 MHz
Maximum operating temperature60 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance70 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
Base Number Matches1
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
Wang1jin takes you to learn microcontroller video tutorial from scratch (free download!)
[font=宋体][/font] [font=宋体] [/font] [font=宋体] [/font] [font=宋体]Recently I downloaded a video tutorial from the Internet, and I felt it was good. So I want to share it with you... It's not easy to post ...
pcb_diy MCU
Follow the beautiful anchor into the Tektronix Laboratory live broadcast room to draw lots and win luxury gifts!
Live broadcast schedule: 1. Learn about Tektronix’s history 2. Introduction of all series of oscilloscopes 3. The latest power supply testing technology 4. Win prizes by drawing lots in the live broad...
eric_wang Test/Measurement
Expanding the LDO input voltage range~~~
I use the LDO schematic diagram shown below, where Vref uses a 10V voltage regulator, R1=1.8K, R2=1K, and the adjustment tube uses an MJL1302 PNP tube. When the input voltage is 45V, the output become...
husthxh Analog electronics
【CN0109】Using 500MSPS/1GSPS AD9958/AD9858 and clock distribution IC AD9515 to realize low jitter sampling generator
This circuituses a direct digital synthesizer (DDS) with sub-Hz tuning resolution as a low jitter sampling clock source for a high performance ADC. The AD9515 clock distribution IC provides PECL logic...
EEWORLD社区 ADI Reference Circuit
Tick timer problem
[list] [*]My code is as follows: /* * main.c */ #include //#include "inc/[url=http://www.ti.com.cn/product/cn/tm4c123gh6pm]tm4c123gh6pm[/url].h" #include "driverlib/sysctl.h" #include "driverlib/pin_m...
chenbingjy Microcontroller MCU
AD7891 verilog
I use FPGA to generate the timing to control AD7891, but I can't figure it out after working on it for a long time. Can any expert help me?...
msp66666 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1420  2566  360  1012  321  29  52  8  21  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号