EEWORLDEEWORLDEEWORLD

Part Number

Search

74F74SJ

Description
IC FF D-TYPE DUAL 1BIT 14SOP
Categorysemiconductor    logic   
File Size74KB,7 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

74F74SJ Online Shopping

Suppliers Part Number Price MOQ In stock  
74F74SJ - - View Buy Now

74F74SJ Overview

IC FF D-TYPE DUAL 1BIT 14SOP

74F74SJ Parametric

Parameter NameAttribute value
FunctionSetup (preset) and reset
typeD type
Output typedifference
Number of components2
bits per component1
Clock frequency125MHz
Maximum propagation delay at different V, maximum CL6.8ns @ 5V,50pF
Trigger typepositive edge
Current - output high, low1mA,20mA
Voltage - Power4.5 V ~ 5.5 V
Current - static (Iq)16mA
Operating temperature0°C ~ 70°C(TA)
Installation typesurface mount
Package/casing14-SOIC (0.209", 5.30mm wide)
74F74 Dual D-Type Positive Edge-Triggered Flip-Flop
April 1988
Revised September 2000
74F74
Dual D-Type Positive Edge-Triggered Flip-Flop
General Description
The F74 is a dual D-type flip-flop with Direct Clear and Set
inputs and complementary (Q, Q) outputs. Information at
the input is transferred to the outputs on the positive edge
of the clock pulse. Clock triggering occurs at a voltage level
of the clock pulse and is not directly related to the transition
time of the positive-going pulse. After the Clock Pulse input
threshold voltage has been passed, the Data input is
locked out and information present will not be transferred to
the outputs until the next rising edge of the Clock Pulse
input.
Asynchronous Inputs:
LOW input to S
D
sets Q to HIGH level
LOW input to C
D
sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on C
D
and S
D
makes both Q and Q HIGH
Ordering Code:
Order Number
74F74SC
74F74SJ
74F74PC
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
© 2000 Fairchild Semiconductor Corporation
DS009469
www.fairchildsemi.com

74F74SJ Related Products

74F74SJ 74F74PC 74F74SC 74F74SJX
Description IC FF D-TYPE DUAL 1BIT 14SOP IC FF D-TYPE DUAL 1BIT 14DIP IC FF D-TYPE DUAL 1BIT 14SOIC IC FF D-TYPE DUAL 1BIT 14SOP
Function Setup (preset) and reset Setup (preset) and reset Setup (preset) and reset Setup (preset) and reset
type D type D type D type D type
Output type difference difference difference difference
Number of components 2 2 2 2
bits per component 1 1 1 1
Clock frequency 125MHz 125MHz 125MHz 125MHz
Maximum propagation delay at different V, maximum CL 6.8ns @ 5V,50pF 6.8ns @ 5V,50pF 6.8ns @ 5V,50pF 6.8ns @ 5V,50pF
Trigger type positive edge positive edge positive edge positive edge
Current - output high, low 1mA,20mA 1mA,20mA 1mA,20mA 1mA,20mA
Voltage - Power 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V 4.5 V ~ 5.5 V
Current - static (Iq) 16mA 16mA 16mA 16mA
Operating temperature 0°C ~ 70°C(TA) 0°C ~ 70°C(TA) 0°C ~ 70°C(TA) 0°C ~ 70°C(TA)
Installation type surface mount Through hole surface mount surface mount
Package/casing 14-SOIC (0.209", 5.30mm wide) 14-DIP(0.300",7.62mm) 14-SOIC (0.154", 3.90mm wide) 14-SOIC (0.209", 5.30mm wide)
TLV2553
Does anyone have a C program for TLV2553? I need it urgently....
邯郸磊磊 MCU
This week's highlights
[b][url=https://e2echina.ti.com/question_answer/analog/power_management/f/24/t/109698][font=微软雅黑][size=4]【GaN Practical Collection】Have you read these Gallium Nitride (GaN) technical practicals? [/siz...
橙色凯 Analogue and Mixed Signal
Pulsonix compatible eda software
[b]Supporterede CAD systemer[/b][table] Cad support[tr][td][align=left][b]Fabrikat[/b][/align][/td][td][align=left][b]Produkt[/b][/align][/td][td][align=left][b]Support omfatter[/b][/align][/td][/tr] ...
osoon2008 PCB Design
I recently made a VC program with a lattice download limit.
I recently made a VC program with a lattice download limit. If you need it, you can contact me, QQ: 289525317. I am only willing to open source it to technical personnel, free of charge....
qushaobo FPGA/CPLD
Embedded system learning
I want to develop into embedded systems. Is there any expert who has developed in this field who can give me some advice? I want to know what knowledge I need to master. Does embedded systems have hig...
mukden Embedded System
I don't know much about motors, so I would like to ask a question about three-phase stepper motor drive!
I have a manual about the air flow control valve in my hand. The manual describes that there is a three-phase stepper motor inside, and its rotation controls the opening and closing degree of the valv...
lltd2020 Motor Drive Control(Motor Control)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2365  771  712  61  661  48  16  15  2  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号