EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-44-10.0M-15D1CC

Description
Parallel - Fundamental Quartz Crystal, 10MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryCrystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-44-10.0M-15D1CC Overview

Parallel - Fundamental Quartz Crystal, 10MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-44-10.0M-15D1CC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Is SamacsysN
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.001%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency10 MHz
Maximum operating temperature50 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance70 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
Base Number Matches1
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
I want Vxworks OS source code
This kind of commercial code is rare, and is a treasure for learning. I want to get it. Is there anyone in this field who can provide it? I just want to learn....
yygy Real-time operating system RTOS
How to Eliminate the Output Offset Error of the MSP4301611 Internal 12-bit DAC Module
The manual says that it can be corrected by controlling the DAC12CALON bit, but in actual use, it is found that there is still an offset error, often a negative offset of about 0.01mv. 1. How can I el...
zhangxiajoa Microcontroller MCU
【GD32450I-EVAL】ADC: software trigger + interrupt + single conversion mode
1. ADC performance GD32F450 has 3 ADCs, and the sampling speed of each ADC can reach up to 2.6Mpsp, which is still under the condition of 12-bit maximum precision. If the precision is reduced, it can ...
tinnu GD32 MCU
Development of memory chip packaging technology
Abstract This paper mainly introduces the current status and future development of international memory chip packaging technology....
feifei FPGA/CPLD
Master's thesis<>, how to reflect the algorithm?
My friend, Master's thesis, according to the standards of a master's thesis, how to present the algorithm? Please give some advice....
aofa Embedded System
Problems with arm development board and camera~
My question is this: I want to use the arm development board to receive four-way video signals. How can I do this? How can I combine the four cameras (what device should I use?), and then connect them...
alexjoy ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2844  1356  1219  2459  1126  58  28  25  50  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号