ST92250JDV1T6 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> ST92250JDV1T6

ST92250JDV1T6: Description16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100; Categorysemiconductor The embedded processor and controller; File Size4MB，523 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric View All

ST92250JDV1T6 Overview

16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100

ST92250JDV1T6 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	100
Maximum operating temperature	125 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	5.5 V
Minimum supply/operating voltage	4.5 V
Rated supply voltage	5 V
External data bus width	8
Number of input and output buses	77
Line speed	24 MHz
Processing package description	14 X 14 MM, ROHS COMPLIANT, LQFP-100
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	HCMOS
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	MATTE TIN
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	AUTOMOTIVE
ADC channel	Yes
Address bus width	22
Number of digits	16
Maximum FCLK clock frequency	5 MHz
DMA channel	Yes
Microprocessor type	MICROCONTROLLER
PWM channel	Yes
ROM programming	FLASH

Preview

Download Datasheet

View All

ST92F124xx/ST92F150Cxx/

ST92F150JDV1/ST92F250CV2

8/16-bit single voltage Flash MCU family with RAM,

E³ TM (emulated EEPROM), CAN 2.0B and J1850 BLPD

Datasheet

−

production data

Features

■

Memories

– Internal memory: Single Voltage Flash up to 256

Kbytes, RAM up to 8 Kbytes, 1 Kbyte E

3 TM

(Emulated EEPROM)

– In-Application Programming (IAP)

– 224 general purpose registers (register file)

available as RAM, accumulators or index

pointers

Clock, reset and supply management

– Register-oriented 8/16 bit CORE with RUN,

WFI, SLOW, HALT and STOP modes

– 0-24 MHz Operation (Int. Clock), 4.5-5.5 V

range

– PLL Clock Generator (3-5 MHz crystal)

– Minimum instruction time: 83 ns (24 MHz int.

clock)

Up to 80 I/O pins

Interrupt management

– 4 external fast interrupts + 1 NMI

– Up to 16 pins programmable as wake-up or

additional external interrupt with multi-level

interrupt handler

DMA controller for reduced processor overhead

Timers

– 16-bit Timer with 8-bit Prescaler, and Watchdog

Timer (activated by software or by hardware)

– 16-bit Standard Timer that can be used to

generate a time base independent of PLL Clock

Generator

– Two 16-bit independent Extended Function

Timers (EFTs) with Prescaler, up to two Input

Captures and up to two Output Compares

– Two 16-bit Multifunction Timers, with Prescaler,

up to two Input Captures and up to two Output

Compares

Communication interfaces

– Serial Peripheral Interface (SPI) with selectable

Master/Slave mode

■

LQFP64

14x14

PQFP100

14x20

LQFP100

14x14

■

– One Multiprotocol Serial Communications

Interface with asynchronous and synchronous

capabilities

– One asynchronous Serial Communications

Interface with 13-bit LIN Synch Break

generation capability

– J1850 Byte Level Protocol Decoder (JBLPD)

– Up to two full I²C multiple Master/Slave

Interfaces supporting Access Bus

– Up to two CAN 2.0B Active interfaces

■

Analog peripheral (low current coupling)

– 10-bit A/D Converter with up to 16 robust input

channels

Development tools

– Free High performance development

environment (IDE) based on Visual Debugger,

Assembler, Linker, and C-Compiler; Real Time

Operating System (OSEK OS, CMX) and CAN

drivers

– Hardware emulator and Flash programming

board for development and ISP Flasher for

production

Device summary

Part number

ST92F124R1, ST92F124R9,

ST92F124V1

ST92F150CR1, ST92F150CR9,

ST92F150CV1, ST92F150CV9

ST92F150JDV1

ST92F250CV2

■

Table 1.

Reference

ST92F124xx

ST92F150Cxx

ST92F150JDxx

ST92F250Cxx

■

July 2012

This is information on a product in full production.

Doc ID 8848 Rev 7

1/523

www.st.com

Contents

ST92F124xx/ST92F150Cxx/ST92F150JDV1/ST92F250CV2

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Pinout and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

2.1

2.2

I/O port alternate functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Termination of unused pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40

I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

4.1

Alternate functions for I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Operating modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Device architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

6.1

6.2

Core architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

Memory spaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

6.2.1

6.2.2

6.3

System registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

6.3.1

6.3.2

6.3.3

6.3.4

6.3.5

6.3.6

Central interrupt control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54

Flag register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Paged registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

Mode register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

Stack pointers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

6.4

6.5

6.6

Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

Memory management unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Address space extension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

6.6.1

6.6.2

Addressing 16-Kbyte pages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Addressing 64-Kbyte segments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67

6.7

MMU registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

6.7.1

6.7.2

6.7.3

DPR[3:0]: data page registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

CSR: Code segment register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

ISR: Interrupt segment register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

2/523

Doc ID 8848 Rev 7

ST92F124xx/ST92F150Cxx/ST92F150JDV1/ST92F250CV2

6.7.4

Contents

DMASR: DMA segment register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

6.8

MMU usage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

6.8.1

6.8.2

6.8.3

Normal program execution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

Single voltage Flash and E3™ (emulated EEPROM) . . . . . . . . . . . . . . 75

7.1

7.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

7.2.1

7.2.2

7.2.3

7.2.4

7.2.5

Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

EEPROM emulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

E3 TM update operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

Important note on Flash erase suspend . . . . . . . . . . . . . . . . . . . . . . . . 79

7.3

7.3.1

7.3.2

Control registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

Status registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84

7.4

7.5

Write operation example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86

Protection strategy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

7.5.1

7.5.2

Non volatile registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

Temporary unprotection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

7.6

Flash in-system programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

7.6.1

Code update routine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

8.1

8.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

Memory configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

8.2.1

8.2.2

Reset vector location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

Location of vector for external watchdog refresh . . . . . . . . . . . . . . . . . . 95

8.3

ST92F124/F150/F250 register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

9.1

9.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121

9.1.1

On-chip peripheral interrupt sources . . . . . . . . . . . . . . . . . . . . . . . . . . 121

Interrupt vectoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122

9.2.1

Divide by zero trap . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123

Doc ID 8848 Rev 7

3/523

Contents

9.2.2

ST92F124xx/ST92F150Cxx/ST92F150JDV1/ST92F250CV2

Segment paging during interrupt routines . . . . . . . . . . . . . . . . . . . . . . 123

9.3

9.4

Interrupt priority levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

Priority level arbitration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

9.4.1

9.4.2

9.4.3

9.4.4

Priority level 7 (Lowest) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

Maximum depth of nesting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124

Simultaneous interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

Dynamic priority level modification . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

9.5

Arbitration modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126

9.5.1

9.5.2

Concurrent mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126

Nested mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129

9.6

9.7

External interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131

Standard interrupts (CAN and SCI-A) . . . . . . . . . . . . . . . . . . . . . . . . . . 135

9.7.1

9.7.2

Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135

Important note on standard interrupts . . . . . . . . . . . . . . . . . . . . . . . . . 137

9.8

9.9

9.10

9.11

9.12

Top level interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137

Dedicated on-chip peripheral interrupts . . . . . . . . . . . . . . . . . . . . . . . . . 137

Interrupt response time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138

Interrupt registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139

Wake-up / interrupt lines management unit (WUIMU) . . . . . . . . . . . . . . 149

9.12.1

9.12.2

9.12.3

9.12.4

9.12.5

9.12.6

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149

Main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150

Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151

Programming considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154

Important note on WUIMU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158

On-chip direct memory access (DMA) . . . . . . . . . . . . . . . . . . . . . . . . 159

10.1

10.2

10.3

10.4

10.5

10.6

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159

DMA priority levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159

DMA transactions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160

DMA cycle time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162

Swap mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162

DMA registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163

Reset and clock control unit (RCCU) . . . . . . . . . . . . . . . . . . . . . . . . . 165

4/523

Doc ID 8848 Rev 7

ST92F124xx/ST92F150Cxx/ST92F150JDV1/ST92F250CV2

Contents

11.1

11.2

11.3

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165

Clock control unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165

11.2.1

Clock control unit overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165

Clock management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167

11.3.1

11.3.2

11.3.3

11.3.4

11.3.5

11.3.6

PLL clock multiplier programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168

PLL free running mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169

CPU clock prescaling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169

Peripheral clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170

Low power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170

Interrupt generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171

11.4

11.5

11.6

Clock control registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174

Crystal oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180

Reset/stop manager . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183

11.6.1

Reset pin timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184

External memory interface (EXTMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . 186

12.1

12.2

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186

External memory signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186

12.2.1

12.2.2

12.2.3

12.2.4

12.2.5

12.2.6

12.2.7

12.2.8

AS: Address strobe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

DS: Data strobe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

RW: Read/write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

DS2: Data strobe 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187

PORT 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188

PORT 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188

PORT 9 [7:2] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188

WAIT: External memory wait . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190

12.3

I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195

13.1

13.2

13.3

13.4

13.5

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195

Specific port configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195

Port control registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195

Input/output bit configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196

Alternate function architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200

13.5.1

13.5.2

Pin declared as I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200

Pin declared as an alternate function input . . . . . . . . . . . . . . . . . . . . . 200

Doc ID 8848 Rev 7

5/523

Recommended Resources

Basic structure of light-emitting diode (LED) display drive circuit

Three-speed motor self-exciting electric braking circuit

Bootstrap staircase wave circuit

Dimmable rechargeable emergency desk lamp

555 four-digit display capacitance meter circuit

Car battery charger circuit diagram

Classic switching power supply book_"Practical Design of Power Supplies" Chinese version: Content Introduction This book is a practical guide to the engineering design of switching power supplies. It introduces various knowledge often used in the actual design and debugging of power suppli...; xiaoxin1 Analogue and Mixed Signal

About DOC on PC104: I'm using an x860 pc104. Once, the device hadn't been used for a few months. After I powered it on, it said that the hard drive could not be found. After I re-inserted the hard drive, it powered on ag...; cyllouis Embedded System

Please help me....I have a question about the digital tube display...: To make the digital tube light up one bit at a time... For example, when the power is turned on, six 8s are displayed... When a simple key is pressed, only one bit is lit and displayed as 0. When it i...; anceyfang Embedded System

Parameters and test methods of integrated operational amplifiers: [i=s]This post was last edited by paulhyde on 2014-9-15 03:27[/i] This zip file contains the parameter descriptions and test methods of common op amps, which is absolutely worth it. There is also a fi...; 少年6615 Electronics Design Contest

Why is the pulse wave I collected discontinuous?: Why is the pulse wave I collected discontinuous? It is not one wave after another. There is a noise signal in the middle. My filtering range is 0.2 to 40HZ. It should be correct. To see the graph I co...; 乐乐疯狂中 Embedded System

ZTE nubia Z5S mini unboxing: [size=3][font=微软雅黑]It's the weekend again, time to relax, I'll share a cell phone unboxing with you guys[/font]:titter: [font=微软雅黑]Since I found out that nubia is a high-end brand of ZTE[color=#000] p...; eric_wang Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components