EEWORLDEEWORLDEEWORLD

Part Number

Search

550FG233M350DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550FG233M350DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550FG233M350DGR - - View Buy Now

550FG233M350DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550FG233M350DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency233.35MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)±300ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Question + TI C2000 compilation prompts insufficient memory?
PRAML0: origin = 0x008000, length = 0x000900 Should this paragraph be made larger?...
qinkaiabc Microcontroller MCU
Help, how to run UCOS on PC
[font=微软雅黑][size=5]My computer is installed with win7-64 bit. I used the tutorial of running ucos on PC in Renzhe's book, but my computer does not support it. Now I want to run rtos on PC. I hope expe...
uupweng Real-time operating system RTOS
Please tell me the format of GPS data read from the serial port is disordered
The correct format should be: $GPGGA,134835.000,3111.2624,N,12126.6671,E,1,07,2.0,75.4,M,8.1,M,,0000*5E $GPGLL,3111.2624,N,12126.66715.000,A*3C $GPGSA,A,3,11,25,23,06,03,16,19,,,,,,3.0,2.0,2.2*3F $GPR...
xiaohanfirst Embedded System
The maximum frequency of the dsp2812 I/O port output waveform
Hello everyone, I have a question: If the dsp2812 system frequency is set to 150Mhz, what is the highest frequency of the output waveform of its I/O port? I used a program to test it. After the progra...
secondlife110 DSP and ARM Processors
Problems with SPI and interrupt services
WDTCTL = WDTPW + WDTHOLD;BCSCTL1 = CALBC1_8MHZ;DCOCTL = CALBC1_8MHZ; //The main system selects 8M frequencyTBCTL |= TBSSEL1; //Select ACLK (auxiliary clock) as the TB clock sourceUCA0CTL1 |= UCSSEL_2;...
gzzhida Microcontroller MCU
How to compile STM32G431 program using STM32CubeMX+GNU
How to use the STM32G431 program generated by STM32CubeMX and compile it using the GNU toolchain? I started compiling confidently at first, but unfortunately it failed. Before this, I had no problems ...
bigbat MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2447  469  1583  241  2781  50  10  32  5  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号