EEWORLDEEWORLDEEWORLD

Part Number

Search

510BCA000244AAG

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510BCA000244AAG Online Shopping

Suppliers Part Number Price MOQ In stock  
510BCA000244AAG - - View Buy Now

510BCA000244AAG Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510BCA000244AAG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency148.351648MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
AT32F425-Evaluation Report-CANOpen Porting 05
Brief description This series is based on the evaluation report of the Ateli-AT32F425R8T7-7 development boardTarget:Transplant CANOpen protocol Brief description:CANopen is a high-level communication ...
维尔瓦 Domestic Chip Exchange
When will the results of the 2011 National Electronic Design Competition be announced?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:39[/i] When will the results of the 2011 National Electronic Design Competition be announced? How can I read the regional results?...
liu5013 Electronics Design Contest
About the Hello World driver development under Linux
I'm learning to develop Linux drivers recently. The development environment is Red Hat Enterprise Edition 5. I know that the source code tree is needed to develop drivers. So I downloaded the latest k...
davexu Linux and Android
RSIC-V IDE MRS User Notes (V): Code Erasure Problem Before Debugging
[Code Page Erase] When debugging the IAP+APP program, generally, you don't need to debug the IAP program after it is fixed. You only need to focus on the APP program itself. However, when debugging th...
Moiiiiilter MCU
TMS320VC5509A clock (PLL)
[p=26, null, left][color=#333333][font=Arial][size=14px][b] 1. Clock Circuit[/b] The internal oscillator of TMS320VC5509A is valid when reset. The internal oscillator needs external crystal support, c...
Aguilera Microcontroller MCU
Coupling capacitor accident cause
[size=3]In recent years, there have been occasional accidents of coupling capacitors burning and exploding. Moreover, these capacitors passed the preventive tests before the accidents, but the acciden...
Jacktang Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1730  1406  1053  54  2283  35  29  22  2  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号