EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2150IUJ-12#TRPBF

Description
IC ADC 12BIT 170MSPS 40QFN
Categorysemiconductor    Analog mixed-signal IC   
File Size729KB,30 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Environmental Compliance
Download Datasheet Parametric View All

LTC2150IUJ-12#TRPBF Overview

IC ADC 12BIT 170MSPS 40QFN

LTC2150IUJ-12#TRPBF Parametric

Parameter NameAttribute value
Number of digits12
Sample rate (per second)170M
Number of inputs1
input typedifference
Data interfaceLVDS - Parallel
ConfigurationS/H-ADC
Radio - S/H:ADC1:1
Number of A/D converters1
Architecturepipeline
Reference typeoutside, inside
Voltage - Power, Analog1.7 V ~ 1.9 V
Voltage - Power, Digital1.7 V ~ 1.9 V
characteristic-
Operating temperature-40°C ~ 85°C
Package/casing40-WFQFN Exposed Pad
Supplier device packaging40-QFN(6x6)
LTC2152-12/
LTC2151-12/LTC2150-12
Single 12-Bit 250Msps/
210Msps/170Msps ADCs
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The
LTC
®
2152-12/LTC2151-12/LTC2150-12
are a family
of 250Msps/210Msps/170Msps 12-bit A/D converters
designed for digitizing high frequency, wide dynamic range
signals. They are perfect for demanding communications
applications with AC performance that includes 68.5dB
SNR and 90dB spurious free dynamic range (SFDR). The
1.25GHz input bandwidth allows the ADC to undersample
high input frequencies with good performance. The latency
is only six clock cycles.
DC specs include ±0.26LSB INL (typ), ±0.16LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 0.54LSB
RMS
.
The digital outputs are double-data rate (DDR) LVDS.
The ENC
+
and ENC
inputs can be driven differentially with
a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
68.5dB SNR
90dB SFDR
Low Power: 347mW/333mW/306mW Total
Single 1.8V Supply
DDR LVDS Outputs
Easy-to-Drive 1.5V
P-P
Input Range
1.25GHz Full Power Bandwidth S/H
Optional Clock Duty Cycle Stabilizer
Low Power Sleep and Nap Modes
Serial SPI Port for Configuration
Pin-Compatible 14-Bit Versions
40-Lead (6mm × 6mm) QFN Package
Communications
Cellular Basestations
Software Defined Radios
Medical Imaging
High Definition Video
Testing and Measurement Instruments
APPLICATIONS
n
n
n
n
n
n
TYPICAL APPLICATION
V
DD
OV
DD
D10_11
D0_1
0
–20
AMPLITUDE (dBFS)
DDR
LVDS
–40
–60
–80
LTC2152-12: 32K Point 2-Tone FFT,
f
IN
= 71MHz and 69MHz, 250Msps
ANALOG
INPUT
S/H
12-BIT
PIPELINED
ADC
CORRECTION
LOGIC
OUTPUT
DRIVERS
CLOCK
CLOCK/DUTY
CYCLE
CONTROL
21521012 TA01a
OGND
–100
–120
GND
0
20
40
60
80
100
FREQUENCY (MHz)
120
21521012 TA01b
21521012fa
For more information
www.linear.com/LTC2152-12
1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2753  2242  2679  982  2395  56  46  54  20  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号