EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC32MM0016GPL020T-I/ML

Description
IC MCU 32BIT 16KB FLASH 20QFN
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size777KB,2 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Download user manual Parametric View All

PIC32MM0016GPL020T-I/ML Overview

IC MCU 32BIT 16KB FLASH 20QFN

PIC32MM0016GPL020T-I/ML Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
package instructionHVQCCN,
Reach Compliance Codecompliant
Has ADCYES
Other featuresADC ALSO AVAILABLE WITH 10-BIT
Address bus width
bit size32
maximum clock frequency25 MHz
DAC channelYES
DMA channelNO
External data bus width
JESD-30 codeS-PQCC-N20
length4 mm
Number of I/O lines16
Number of terminals20
On-chip program ROM width8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
ROM programmabilityFLASH
Filter levelTS 16949
Maximum seat height1 mm
speed25 MHz
Maximum supply voltage3.6 V
Minimum supply voltage2 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width4 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
Base Number Matches1
32-bit MCUs
PIC32MM Family
Summary
eXtreme Low Power (XLP) Technology, Low-Cost 32-bit Microcontrollers
The PIC32MM family consisting of the GPL and GPM series is Microchip’s lowest-power and most cost-effective family of 32-bit
PIC32 microcontrollers. The PIC32MM XLP family of devices bridges the gap between our popular PIC24F XLP and PIC32MX
families. For applications demanding increased connectivity with longer battery life and small form factors, the PIC32MM devices
offer sleep modes as low as 500 nA and packages as small as 4 × 4 mm. Designed to offload the CPU and increase efficiency,
the PIC32MM family features a rich set of Core Independent Peripherals (CIPs) making this family ideal for a wide variety of
low-power applications. In addition, this family also takes advantage of the microAptiv™ UC core that uses compact microMIPS™
instructions and a shadow register set enabling a 79 CoreMark™ score at 25 MHz. The microMIPS ISA combines 16-bit and
32-bit instructions for compact code size reducing Flash usage.
Key Attributes
PIC32MM0064GPL036 Family
ECC Program Flash (KB)
RAM (KB)
Pin Count
XLP - Sleep Mode with RAM
retention
Core Independent Peripherals
USB
Hardware DMA
16–64
4–8
20–36
450 nA
ADC, Comparators, RTCC, WDT, Configurable Logic Cells (CLC),
Flexible PWMs/IC/OC/Timers- MCCP and SCCP, CRC
No
No
20-pin: QFN, SSOP
28-pin: UQFN (4 x 4), QFN (6 x 6), SOIC, SSOP, SPDIP
36-pin: QFN (6 x 6)
40-pin: UQFN (5 x 5) with 36 I/O
PIC32MM0256GPM064 Family
64–256
16–32
28–64
650 nA
ADC, Comparators, RTCC, WDT, Configurable Logic Cells (CLC),
Flexible PWMs/IC/OC/Timers- MCCP and SCCP, CRC
Yes
4-Channel DMA
28-pin: UQFN (4 x 4), QFN (6 x 6), SSOP
36-pin: QFN (6 x 6)
40-pin: UQFN (5 x 5) with 36 I/O
48-pin: UQFN (6 x 6), TQFP (7 x 7)
64-pin: QFN (9 x 9), TQFP (10 x 10)
Packages
PIC32MM0064GPL036 Family
MIPS32
®
microAptiv™ UC Core
microMIPS™ Instruction Set
79 CoreMark @ 25 MHz
14 Channels 10/12-bit ADC (300/200 ksps)
5-bit DAC
Analog Comparators (2)
Peripheral Pin Select (PPS)
Dedicated Timer (1) / Total Timers (7)
32-bit ALU
Vectored Interrupt
Controller
5-Stage Pipeline
32-bit MPY/DIV
2.0–3.6V
Operation
MCCP (6-PWM/IC/OC/Timer) (1)
PIC32MM0256GPM064 Family
MIPS32® microAptiv™ UC Core
microMIPS™ Instruction Set
79 CoreMark @ 25 MHz
PIC32MM0256GPM064 Family
24 Channels 10/12 bit ADC (300/200 Ksps)
5-bit DAC
Analog Comparators (3)
USB OTG (Low Speed & Full Speed)
32-bit ALU
Vectored Interrupt
Controller
5-Stage Pipeline
32-bit MPY/DIV
2.0 - 3.6 V
Operation
Total 16-bit Timers (21)
Peripheral Pin Select (PPS)
Dedicated General Purpose Timer (3)
PERIPHERAL BUS
2 x Register Files
SCCP (1-PWM/IC/OC/Timer) (2)
UART with LIN (2)
SPI with I²S (2)
Configurable Logic Cell (CLC) (2)
RTCC
CRC
WDT & BOR
20-pin: QFN, SSOP
2 x Register Files
PERIPHERAL BUS
MCCP (6-PWM/IC/OC/Timer) (3)
SCCP (1-PWM/IC/OC/Timer) (6)
UART with LIN (3)
SPI with I
2
S (3)
I
2
C™ (3)
Configurable Logic Cell (CLC) (4)
RTCC
WDT & BOR
28-pin: UQFN (4x4), QFN (6x6), SSOP
36-pin: QFN (6x6) / 40-pin: UQFN (5x5)
48-pin: UQFN (6X6), TQFP (7x7)
64-pin: QFN (9x9), TQFP (10x10)
MEMORY BUS
MEMORY BUS
16–64 KB
ECC Flash
4–8 KB
RAM
64 - 256 KB
ECC Flash
16 - 32 KB
RAM
Low Voltage Sleep Mode 650nA
Sleep Mode 6uA
DMA/CRC
Low Voltage Sleep Mode 500 nA
Sleep Mode 5 µA
28-pin: UQFN (4 x 4), QFN (6 x 6), SOIC, SSOP, SPDIP
36-pin: QFN (6 x 6)
40-pin: UQFN (5 x 5) with 36 I/O
www.microchip.com/PIC32MM
About the reception of cc2520?
I use a single-chip microcomputer SPI + CC2520 for control. Now I can send data to CC2520 through SPI, but I have not yet realized the data reception. Now I would like to ask this question: in the rec...
sjindy RF/Wirelessly
EVC uses TransparentBlt function to display transparent bitmap
Please help me check, the result is not a transparent bitmap, where is the error? Thank you! void CPituceDlg::OnPaint() { CPaintDC dc(this); // device context for painting // TODO: add draw code for n...
gd88zjl Embedded System
How to change the character size of PIN pins when making PCB packages in PADS
As the title says: How can I change the character size of the PIN pin when making PCB packaging using PADS? Thank you!...
quiq2019 PCB Design
TI classroom has launched four new high-quality courses recommended to everyone
[font=微软雅黑][size=3]EEWORLD University Hall TI Classroom has launched four new TI boutique courses, with very detailed explanations of the content. You are welcome to click on the links below for refer...
eric_wang TI Technology Forum
Digital Circuit
[i=s] This post was last edited by paulhyde on 2014-9-15 03:32 [/i] For those who want to learn digital electronics, take a look at this...
zyhzyh Electronics Design Contest
What does the definition of marked place mean?
void Init_TIM2(void) { //Counter disabled, ARR preload disabled, up counting, edge aligned mode TIM2->CR1 = BIT2; //Disable all TIM2 interrupts TIM2->IER = 0; //Disable interrupts TIM2->CCMR1 = 0x01; ...
KCP stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2353  2629  1067  2440  1714  48  53  22  50  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号