50015-1084J datasheet, PDF - EEWORLD Datasheet

50015-1084J: Description4 ROW VERTICAL HEADER SOLDER; CategoryThe connector; File Size218KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

50015-1084J Overview

4 ROW VERTICAL HEADER SOLDER

Parameter Name	Attribute value
Connector usage	Daughter card
Connector type	Connector, male pin
Connector style	High Density (HDC, HDI, HPC)
Number of pins	84
Number of pins loaded	all
spacing	0.100"（2.54mm）
Number of rows	4
Number of columns	21
Installation type	Through hole
Termination	welding
Contact layout (typical)	-
characteristic	Mating guide rail mold slot
Contact plating	gold
Contact plating thickness	30.0µin（0.76µm）
color	black
Rated current	-
Material flammability rating	UL94 V-0
Operating temperature	-
Rated voltage	-

PDS: Rev :T

STATUS:Released

Printed: Jun 19, 2017

Share: Next Generation Electronic Design White Paper_Altium: Because the new generation of electronic products are no longer isolated products, the most important thing to focus on is the product experience rather than the product itself, and the product will a...; wanggq FPGA/CPLD

[TI's first low-power design competition] LCD debugging completed: After working for an afternoon and an evening, the LCD screen was finally debugged successfully. The schematic diagram is as follows:Problems encountered: Characters can only be displayed when CCS is ...; lonerzf Microcontroller MCU

ARM920T's CACHE problem: The cache on a PC is 4-way set associative, while the ARM920T is 64-way. The more ways there are, the slower the access. What is the special purpose of ARM doing this?...; hailong201 ARM Technology

Power supply design for energy-efficient mobile phone charger: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i] 　With the significant increase in the use of portable electronic devices such as media players, PDAs, and mobile phones, externa...; 探路者 Mobile and portable

SDRAM delay parameter setting: I continue to study Teacher Quanhui's FPGA control SDRAM program. I have a question about how to set the delay parameters. The specific code is as follows: sdram_ctrl //SDRAM timing delay parameter pa...; siyu FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components