EEWORLDEEWORLDEEWORLD

Part Number

Search

BUK7606-75B,118

Description
MOSFET N-CH 75V 75A D2PAK
CategoryDiscrete semiconductor    The transistor   
File Size768KB,13 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Download Datasheet Parametric View All

BUK7606-75B,118 Overview

MOSFET N-CH 75V 75A D2PAK

BUK7606-75B,118 Parametric

Parameter NameAttribute value
Brand NameNexperia
Parts packaging codeD2PAK
package instructionSMALL OUTLINE, R-PSSO-G2
Contacts3
Manufacturer packaging codeSOT404
Reach Compliance Codenot_compliant
ECCN codeEAR99
Avalanche Energy Efficiency Rating (Eas)852 mJ
Shell connectionDRAIN
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage75 V
Maximum drain current (ID)75 A
Maximum drain-source on-resistance0.0056 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JESD-30 codeR-PSSO-G2
JESD-609 codee3
Humidity sensitivity level1
Number of components1
Number of terminals2
Operating modeENHANCEMENT MODE
Maximum operating temperature175 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeN-CHANNEL
Maximum pulsed drain current (IDM)638 A
Certification statusNot Qualified
surface mountYES
Terminal surfaceTin (Sn)
Terminal formGULL WING
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
transistor applicationsSWITCHING
Transistor component materialsSILICON
Base Number Matches1

BUK7606-75B,118 Preview

BUK7606-75B
N-channel TrenchMOS standard level FET
Rev. 03 — 3 February 2011
Product data sheet
1. Product profile
1.1 General description
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product has been designed and qualified to
the appropriate AEC standard for use in automotive critical applications.
1.2 Features and benefits
AEC Q101 compliant
Low conduction losses due to low
on-state resistance
Suitable for standard level gate drive
sources
Suitable for thermally demanding
environments due to 175 °C rating
1.3 Applications
12 V, 24 V and 42 V loads
Automotive systems
General purpose power switching
Motors, lamps and solenoids
1.4 Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
Quick reference data
Parameter
drain-source
voltage
drain current
total power
dissipation
drain-source
on-state
resistance
Conditions
T
j
25 °C; T
j
175 °C
V
GS
= 10 V; T
mb
= 25 °C;
see
Figure 1;
see
Figure 3
T
mb
= 25 °C; see
Figure 2
[1]
Min
-
-
-
Typ
-
-
-
Max Unit
75
75
300
V
A
W
Static characteristics
R
DSon
V
GS
= 10 V; I
D
= 25 A;
T
j
= 25 °C; see
Figure 11;
see
Figure 12
-
4.8
5.6
mΩ
Nexperia
BUK7606-75B
N-channel TrenchMOS standard level FET
Table 1.
Symbol
E
DS(AL)S
Quick reference data
…continued
Parameter
Conditions
Min
-
Typ
-
Max Unit
852
mJ
Avalanche ruggedness
non-repetitive
I
D
= 75 A; V
sup
75 V;
drain-source
R
GS
= 50
Ω;
V
GS
= 10 V;
avalanche energy T
j(init)
= 25 °C; unclamped
gate-drain charge V
GS
= 10 V; I
D
= 25 A;
V
DS
= 60 V; T
j
= 25 °C;
see
Figure 13
Dynamic characteristics
Q
GD
-
28
-
nC
[1]
Continuous current is limited by package.
2. Pinning information
Table 2.
Pin
1
2
3
mb
Pinning information
Symbol Description
G
D
S
D
gate
drain
[1]
source
mounting base; connected to
drain
2
1
3
mb
D
Simplified outline
Graphic symbol
G
mbb076
S
SOT404 (D2PAK)
[1]
It is not possible to make connection to pin 2.
3. Ordering information
Table 3.
Ordering information
Package
Name
BUK7606-75B
D2PAK
Description
Version
plastic single-ended surface-mounted package (D2PAK); 3 leads SOT404
(one lead cropped)
Type number
BUK7606-75B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 03 — 3 February 2011
2 of 13
Nexperia
BUK7606-75B
N-channel TrenchMOS standard level FET
4. Limiting values
Table 4.
Symbol
V
DS
V
DGR
V
GS
I
D
Limiting values
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
T
mb
= 100 °C; V
GS
= 10 V; see
Figure 1
T
mb
= 25 °C; V
GS
= 10 V; see
Figure 1;
see
Figure 3
I
DM
P
tot
T
stg
T
j
I
S
I
SM
E
DS(AL)S
peak drain current
total power dissipation
storage temperature
junction temperature
source current
peak source current
non-repetitive drain-source
avalanche energy
T
mb
= 25 °C
pulsed; t
p
10 µs; T
mb
= 25 °C
I
D
= 75 A; V
sup
75 V; R
GS
= 50
Ω;
V
GS
= 10 V; T
j(init)
= 25 °C; unclamped
[2]
[1]
[1]
[2]
[1]
In accordance with the Absolute Maximum Rating System (IEC 60134).
Conditions
T
j
25 °C; T
j
175 °C
R
GS
= 20 kΩ
Min
-
-
-20
-
-
-
-
-
-55
-55
-
-
-
-
Max
75
75
20
75
159
75
638
300
175
175
159
75
638
852
Unit
V
V
V
A
A
A
A
W
°C
°C
A
A
A
mJ
T
mb
= 25 °C; pulsed; t
p
10 µs;
see
Figure 3
T
mb
= 25 °C; see
Figure 2
Source-drain diode
Avalanche ruggedness
[1]
[2]
Continuous current is limited by package.
Current is limited by power dissipation chip rating.
I
D
180
(A)
160
140
120
100
80
60
40
20
0
Capped at 75 A due to package
03ng89
120
P
der
(%)
80
03na19
40
25
50
75
100
125
150
175
200
T
mb
(°C)
0
0
50
100
150
T
mb
(°C)
200
Fig 1.
Normalized continuous drain current as a
function of mounting base temperature
Fig 2.
Normalized total power dissipation as a
function of mounting base temperature
©
BUK7606-75B
All information provided in this document is subject to legal disclaimers.
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 03 — 3 February 2011
3 of 13
Nexperia
BUK7606-75B
N-channel TrenchMOS standard level FET
10
3
I
D
(A)
10
2
Limit R
DSon
= V
DS
/I
D
03ng87
t
p
= 10
µs
100
µs
Capped at 75 A due to package
1 ms
DC
10
10 ms
100 ms
1
10
−1
1
10
V
DS
(V)
10
2
Fig 3.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
5. Thermal characteristics
Table 5.
Symbol
R
th(j-mb)
R
th(j-a)
Thermal characteristics
Parameter
thermal resistance from
junction to mounting base
thermal resistance from
junction to ambient
Conditions
see
Figure 4
mounted on a printed-circuit board;
minimum footprint
Min
-
-
Typ
-
50
Max
0.5
-
Unit
K/W
K/W
1
Z
th(j-mb)
(K/W)
10
−1
03ng88
δ
= 0.5
0.2
0.1
0.05
10
−2
0.02
P
δ
=
t
p
T
single shot
t
p
t
T
10
−3
10
−6
10
−5
10
−4
10
−3
10
−2
10
−1
t
p
(s)
1
Fig 4.
Transient thermal impedance from junction to mounting base as a function of pulse duration
BUK7606-75B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 03 — 3 February 2011
4 of 13
Nexperia
BUK7606-75B
N-channel TrenchMOS standard level FET
6. Characteristics
Table 6.
Symbol
V
(BR)DSS
V
GS(th)
Characteristics
Parameter
drain-source
breakdown voltage
gate-source threshold
voltage
Conditions
I
D
= 0.25 mA; V
GS
= 0 V; T
j
= 25 °C
I
D
= 0.25 mA; V
GS
= 0 V; T
j
= -55 °C
I
D
= 1 mA; V
DS
= V
GS
; T
j
= 25 °C;
see
Figure 10
I
D
= 1 mA; V
DS
= V
GS
; T
j
= 175 °C;
see
Figure 10
I
D
= 1 mA; V
DS
= V
GS
; T
j
= -55 °C;
see
Figure 10
I
DSS
I
GSS
R
DSon
drain leakage current
gate leakage current
drain-source on-state
resistance
V
DS
= 75 V; V
GS
= 0 V; T
j
= 25 °C
V
DS
= 75 V; V
GS
= 0 V; T
j
= 175 °C
V
GS
= 20 V; V
DS
= 0 V; T
j
= 25 °C
V
GS
= -20 V; V
DS
= 0 V; T
j
= 25 °C
V
GS
= 10 V; I
D
= 25 A; T
j
= 175 °C;
see
Figure 11;
see
Figure 12
V
GS
= 10 V; I
D
= 25 A; T
j
= 25 °C;
see
Figure 11;
see
Figure 12
Dynamic characteristics
Q
G(tot)
Q
GS
Q
GD
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
L
D
total gate charge
gate-source charge
gate-drain charge
input capacitance
output capacitance
reverse transfer
capacitance
turn-on delay time
rise time
turn-off delay time
fall time
internal drain
inductance
from drain lead 6 mm from package to
centre of die ; T
j
= 25 °C
from upper edge of drain mounting base
to centre of die ; T
j
= 25 °C
L
S
internal source
inductance
source-drain voltage
reverse recovery time
recovered charge
from source lead to source bond pad ;
T
j
= 25 °C
I
S
= 40 A; V
GS
= 0 V; T
j
= 25 °C;
see
Figure 15
I
S
= 20 A; dI
S
/dt = -100 A/µs;
V
GS
= -10 V; V
DS
= 30 V; T
j
= 25 °C
V
DS
= 30 V; R
L
= 1.2
Ω;
V
GS
= 10 V;
R
G(ext)
= 10
Ω;
T
j
= 25 °C
V
GS
= 0 V; V
DS
= 25 V; f = 1 MHz;
T
j
= 25 °C; see
Figure 14
I
D
= 25 A; V
DS
= 60 V; V
GS
= 10 V;
T
j
= 25 °C; see
Figure 13
-
-
-
-
-
-
-
-
-
-
-
-
-
91
19
28
5585
845
263
36
56
128
48
4.5
2.5
7.5
-
-
-
7446
1014
360
-
-
-
-
-
-
-
nC
nC
nC
pF
pF
pF
ns
ns
ns
ns
nH
nH
nH
Min
75
70
2
1
-
-
-
-
-
-
-
Typ
-
-
3
-
-
0.02
-
2
2
-
4.8
Max
-
-
4
-
4.4
1
500
100
100
11.8
5.6
Unit
V
V
V
V
V
µA
µA
nA
nA
mΩ
mΩ
Static characteristics
Source-drain diode
V
SD
t
rr
Q
r
-
-
-
0.85
86
253
1.2
-
-
V
ns
nC
BUK7606-75B
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 03 — 3 February 2011
5 of 13
Atmel SAM4S Xplained Pro starter kit之PIO
Today I will share the SAM4S PIO module in the SAM4S Xplained Pro starter kit. This time I used IAR as the compilation environment, and ported a routine from AS 6.2 to IAR. This is a template with a l...
强仔00001 Microchip MCU
Network Computer (NC)
More than 70% of network damage comes from inside rather than outside? Are the company's confidential documents (financial information, customer information, design information, etc.) really safe? Can...
sypanyue Embedded System
Wireless Charging Technology
With the development of smart mobile devices, the public has higher and higher requirements for the power supply of mobile devices such as mobile phones. Therefore, wireless charging technology has at...
木犯001号 Power technology
Hardware engineer interview questions
Analog Circuit 1. What is the content of Kirchhoff's theorem? (Shilan Microelectronics) 2. The formula of the plate capacitor (C=εS/4πkd). (Unknown) 3. The most basic one is the curve characteristic o...
limeiyue MCU
The video signal carrying capacity close to 1MHz is not enough. What op amp can I use to design a voltage follower?
As the title says, the video signal current output by the linear array CMOS is too small, and the input resistance of the AD module used is only 50ohm. I want to use an op amp to design a voltage foll...
XuYong虚庸 Analog electronics
How does STM32 make AD continuously sample and then delay 500MS before DA continuously outputs
This is my current graduation project: using the AD and DA built into the STM32F103ZET6 chip, the waveform is first continuously collected by the AD and stored in the external SRAM. After 500MS, the C...
wjg2954 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1083  2307  1818  1107  2631  22  47  37  23  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号