EEWORLDEEWORLDEEWORLD

Part Number

Search

510BBA133M333BAGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510BBA133M333BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
510BBA133M333BAGR - - View Buy Now

510BBA133M333BAGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510BBA133M333BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency133.333MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Why are the left and right sides of the power layer of this PCB separated?
This is the PCB of the THS3201 evaluation board provided by TI. Are the left and right sides of the power layer of this board separated? Why are they separated?...
lhl19891220 PCB Design
Urgent! The text on the menu disappears inexplicably on the new mobile model
When the previous program is running on the new mobile model, there is a problem. When clicking on the menu, a submenu pops up. When clicking on a menu item in the submenu, the text of other menu item...
洗了八吨水 Embedded System
How to control multiple encoders with stm32 microcontroller
Hello everyone, I have just come into contact with the STM32 chip and now I have encountered a problem, that is, when the STM32 controls multiple encoders, how should the interrupt priority of the tim...
stephen_young stm32/stm8
TB62801
Has anyone used the CCD driver chip TB62801? There is no peripheral circuit. Why is the output only high level when the input signal is connected?...
yhaiming Analog electronics
【Altera SoC Experience Tour】+ Interpretation of some codes of app_vip_demo_video_audio
[i=s] This post was last edited by chuqiao on 2015-6-26 20:58 [/i] [b][font=宋体][size=14px] I have just started to learn SOC. [/size][/font][font=宋体][size=14px] In the past few days, I have compiled an...
chuqiao FPGA/CPLD
[Digging Power Supply] Homemade 5V Power Supply
Schematic diagram:The 220V AC mains is converted into AC low voltage by the power transformer, and then rectified and filtered by the bridge rectifier circuit D1~D4 and the filter capacitor C4, formin...
常见泽1 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 933  2274  908  1243  835  19  46  26  17  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号