510BBA156M000BAGR datasheet, PDF

Datasheet> All Categories > Passive components> 510BBA156M000BAGR

510BBA156M000BAGR: DescriptionSINGLE FREQUENCY XO, OE PIN 2 (O; CategoryPassive components; File Size683KB，31 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

510BBA156M000BAGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	510BBA156M000BAGR	-	-	View	Buy Now

510BBA156M000BAGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510BBA156M000BAGR Parametric

Parameter Name	Attribute value
type	XO (Standard)
frequency	156MHz
Function	enable/disable
output	LVDS
Voltage - Power	3.3V
frequency stability	±25ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	23mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)	0.050"（1.28mm）
Current - Power (disabled) (maximum)	18mA

Preview

Download Datasheet

View All

S i 5 1 0 / 5 11

R YS TA L

SCILLATOR

(XO) 100 kH

Z TO

2 5 0 M H

Features



Supports any frequency from



100 kHz to 250 MHz



Low jitter operation

2 to 4 week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and



DLD

On-chip LDO regulator for power



supply noise filtering



3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Runt suppression on OE and

power on

Industry standard 5 x 7, 3.2 x 5,

and 2.5 x 3.2 mm packages

Pb-free, RoHS compliant

–40

to 85

C operation

Si5602

2.5x3.2mm

5x7mm and 3.2x5mm

Applications

SONET/SDH/OTN



Gigabit Ethernet



Fibre Channel/SAS/SATA



PCI Express



Ordering Information:

See page 14.

3G-SDI/HD-SDI/SDI



Telecom



Switches/routers



FPGA/ASIC clock generation



Pin Assignments:

See page 12.

Description

The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology

to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO

where a different crystal is required for each output frequency, the Si510/511

uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to

generate any frequency across this range. This IC-based approach allows

the crystal resonator to provide enhanced reliability, improved mechanical

robustness, and excellent stability. In addition, this solution provides superior

supply noise rejection, simplifying low jitter clock generation in noisy

environments. Crystal ESR and DLD are individually production-tested to

guarantee performance and enhance reliability. The Si510/511 is factory-

configurable for a wide variety of user specifications, including frequency,

supply voltage, output format, output enable polarity, and stability. Specific

configurations are factory-programmed at time of shipment, eliminating long

lead times and non-recurring engineering charges associated with custom

frequency oscillators.

GND

CLK

Si510 (CMOS)

GND

CLK–

CLK+

Functional Block Diagram

Si510(LVDS/LVPECL/HCSL/

Dual CMOS)

CLK–

CLK+

Low Noise Regulator

Fixed

Frequency

Oscillator

Any-Frequency

0.1 to 250 MHz

DSPLL

Synthesis

CLK+

CLK–

GND

Si511(LVDS/LVPECL/HCSL/

Dual CMOS)

Rev. 1.4 6/18

Si510/511

Si510/511

ABLE O F

ONTENTS

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages . . . . . . . . . . . . . . 11

3. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

3.1 Dual CMOS Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

4. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

5. Si510/511 Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

6. Package Outline Diagram: 5 x 7 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

7. PCB Land Pattern: 5 x 7 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17

8. Package Outline Diagram: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

9. PCB Land Pattern: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

10. Package Outline Diagram: 3.2 x 5 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

11. PCB Land Pattern: 3.2 x 5 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

12. Package Outline Diagram: 3.2 x 5 mm, 6-Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

13. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

14. Package Outline Diagram: 2.5 x 3.2 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

15. PCB Land Pattern: 2.5 x 3.2 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

16. Package Outline Diagram: 2.5 x 3.2 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27

17. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Rev. 1.4

Recommended Resources

A soft starter drives the control circuit c of three electric motors

Rectifier circuit c with central axis transformer output bipolar voltage

Equivalent circuit of constant current charging and regulated power supply_2

Six-position mutual reset hand touch switch circuit

555 time base flip-flop circuit

Field output circuit:uPC1378H

51 MCU Programming Problems: Hello everyone, I am a novice and I have a problem with programming. I am here to ask for help! I want to output a pulse signal at P1.0. The duty cycle of the signal is determined by the value of R7. ...; fsh_fu MCU

PID Algorithm: PID Algorithm...; 我的初恋---电子 MCU

AM1808 LCDC STN mode problem: Does TI have any examples on how to use LCDC to connect to STN monochrome 4bpp screen? In my current situation, if I set it to TFT mode, I can see that LCD_VSYNC and LCD_HSYNC have jumps, as shown bel...; yinhu DSP and ARM Processors

How to perform on-site PIM testing on RF connectors?: PIM in RF connectors is a form of intermodulation distortion that occurs in components that are generally considered linear, such as cables, connectors, and antennas. Field PIM testing is a comprehens...; fish001 Wireless Connectivity

Urgent help! Design of a minimal wireless communication module based on IP: I have a problem now. I need a minimal module with very simple functions based on 802.11/802.11g wireless network communication! Please help! I want to make a minimal module that can configure IP addr...; zhouzhaofu Embedded System

16 Altera SOC examples (ARM part): ...; phantom7 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components