Z86D990HZ008SG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> Z86D990HZ008SG

Z86D990HZ008SG: DescriptionIC MCU 8BIT 32KB OTP 48SSOP; CategoryThe embedded processor and controller Microcontrollers and processors; File Size872KB，102 Pages; ManufacturerZilog, Inc.; Websitehttps://www.zilog.com/

Download Datasheet Parametric View All

Z86D990HZ008SG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	Z86D990HZ008SG	-	-	View	Buy Now

Z86D990HZ008SG Overview

IC MCU 8BIT 32KB OTP 48SSOP

Z86D990HZ008SG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Maker	Zilog, Inc.
Parts packaging code	SSOP
package instruction	SSOP,
Contacts	48
Reach Compliance Code	unknown
Has ADC	NO
Address bus width
bit size	8
maximum clock frequency	8 MHz
DAC channel	NO
DMA channel	NO
External data bus width
JESD-30 code	R-PDSO-G48
JESD-609 code	e3
length	15.875 mm
Number of I/O lines	32
Number of terminals	48
Maximum operating temperature	70 °C
Minimum operating temperature
PWM channel	NO
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Certification status	Not Qualified
ROM programmability	OTPROM
Maximum seat height	2.794 mm
speed	8 MHz
Maximum supply voltage	5.5 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
width	7.5 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER
Base Number Matches	1

Preview

Download Datasheet

View All

Z86D990/Z86D991 OTP and

Z86L99X ROM

Low-Voltage Micro-

controllers with ADC

Preliminary Product Specification

PS003807-1002

ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432

Telephone: 408.558.8500 • Fax: 408.558.8300 •

www.ZiLOG.com

Z86D990/Z86D991 OTP and Z86L99X ROM

Low-Voltage Microcontrollers with ADC

iii

Table of Contents

Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Counter/Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input/Output and Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

User-Programmable Option Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Pins Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Operational Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Central Processing Unit (CPU) Description . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Memory (ROM/OTP and RAM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Clock Circuit Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Reset Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Control and Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Registers (Grouped by Function) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Analog-to-Digital Converter Characteristics . . . . . . . . . . . . . . . . . . . . . . . .

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

Design Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

Precharacterization Product . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

PS003807-1002

Z86D990/Z86D991 OTP and Z86L99X ROM

Low-Voltage Microcontrollers with ADC

List of Figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Figure 30.

Figure 31.

Figure 32.

Figure 33.

Figure 34.

Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

48-Pin SSOP Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

40-Pin DIP Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

28-Pin SOIC/DIP Pin Assignment—User Mode . . . . . . . . . . . . . . . . 7

Program Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Standard Z8 Register File (Working Reg. Groups 0–F, Bank 0) . . . 13

Z8 Expanded Register File Architecture . . . . . . . . . . . . . . . . . . . . . 14

Interrupt Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

External Interrupt Sources IRQ0–IRQ2 Block Diagram . . . . . . . . . . 17

IRQ Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Interrupt Request Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

General Input/Output Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Analog Comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

ADC Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Low-Pass Filter (with 8-MHz Crystal) . . . . . . . . . . . . . . . . . . . . . . . 30

Active Glitch/Power Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

I-V Characteristics for the Current Sink Pad P43 . . . . . . . . . . . . . . 34

Counter/Timer Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

Prescaler 1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Counter/Timer 1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Timer Mode Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

Starting the Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Counting Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Timer Mode Register T

OUT

Operation . . . . . . . . . . . . . . . . . . . . . . . 40

Counter/Timer Output Using T

OUT

. . . . . . . . . . . . . . . . . . . . . . . . . 41

Internal Clock Output Using T

OUT

. . . . . . . . . . . . . . . . . . . . . . . . . . 41

Timer Mode Register T

Operation . . . . . . . . . . . . . . . . . . . . . . . . 42

Prescaler 1 T

Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

External Clock Input Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Gated Clock Input Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Triggered Clock Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Counter/Timer Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Transmit Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

PS003807-1002

Recommended Resources

Single pulse signal generating circuit e

Normally closed DC circuit controlled by optocoupler

Samsung SAMSANG5508/7508 color display switching power supply (DPl04P) circuit diagram

Isolated flyback DC and DC converter circuit diagram using HS7076

Sony KV-25G color TV protection circuit

Computer motherboard circuit diagram 440LX_06

Please help me solve the problem: The eboot of the Yidao xbase255 board is successfully burned, but the hyperterminal cannot display information?: After the program is successfully written, there is still no information after powering off and restarting. I have tried the communication frequency of the serial port but it doesn't work. Please help...; s21118666 Embedded System

Standard Digital Circuit 54-74HC Full Series High Speed CMOS Databook (Chinese): Standard Digital Circuit 54-74HC Full Series High Speed CMOS Data Sheet (Chinese) :loveliness:...; happyde MCU

Read and write fifo problem: When I use Altera's fifo ip core, the problem shown in the picture occurs. According to the design requirements, it is 0000 00ff 0001 ... 000d, but I don't know why there are different results every t...; Maxwell_CZH FPGA/CPLD

PMC-DIO128 A digital signal acquisition card: First of all, welcome to my blog http://blog.eeworld.net/ScEmpire/archive/2007/06/23/1663034.aspx. Secondly, I would like to introduce one of my products, PMC-DIO128, which is a digital signal acquisi...; wxwy Embedded System

[Anxinke NB-IoT Development Board EC-01F-Kit] 2. TCP connection and NATAPP intranet penetration: Today we test TCP connection and data transmission and reception 1. First send a few basic AT commands to register and activate the network connection:2. Next, ping Baidu:On the left is the network ca...; xiyue521 RF/Wirelessly

[Help] How to reduce the power consumption of 430 chip?: I would like to ask the experts:I used MSP430F1232 to make a 3V battery-powered instrument, but the power consumption is too high (about 0.8mA), so the battery life is very short (less than a month). ...; lalaniu Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components