EEWORLDEEWORLDEEWORLD

Part Number

Search

571AJA000192DGR

Description
VCXO; DIFF/SE; I2C PROG; 10-1417
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

571AJA000192DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
571AJA000192DGR - - View Buy Now

571AJA000192DGR Overview

VCXO; DIFF/SE; I2C PROG; 10-1417

571AJA000192DGR Parametric

Parameter NameAttribute value
typeVCXO
FunctionEnable/Disable (Reprogrammable)
outputLVPECL
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Absolute pulling range (APR)±130ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Is there any relationship between the cutoff frequency and the resonant frequency? Is the transmitted power the highest when it is in resonance?
Is there any relationship between the cutoff frequency and the resonant frequency? Is the transmitted power the highest when it is in resonance?...
QWE4562009 Integrated technical exchanges
[Atmel SAM R21 Creative Competition Weekly Plan] (4) SERCOM Learning - SPI Interface LCD Driver
ATMEL has developed a powerful serial peripheral SERCOM, which can be flexibly configured as SPI, IIC, UART. First of all, the relevant definitions: The corresponding relationship between the chip per...
yang_alex Microchip MCU
Linux Programming White Paper
Book Introduction: "Linux Programming White Paper" is written by a group of Linux experts. It consists of five parts - a printed version of the Linux document project. The book describes key design co...
呱呱 Linux and Android
Does microcontroller development only use C and assembly?
Only C and assembly are used for MCU development? Originally, I wanted to develop MCU but didn’t know C. So I started from C. I heard someone say: Since I’m learning C, I can start from C++ and learn ...
jason_zzh Embedded System
Why can't I add the Xilinx library file to my modelsim? Can you please tell me what I did wrong?
Hello everyone: I want to use modelsim to simulate Xilinx project, but now I can’t add Xilinx library files. Can you help me see if I missed any operation? First of all, modelsim and ISE must be insta...
418478935 FPGA/CPLD
Is anyone working on IMX51+WINCE60? Why can't my system run? I don't know if it's a software or hardware problem.
Is anyone working on IMX51+WINCE60? Why can't my system run? I don't know if it's a software or hardware problem....
yunfei1019 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2076  2409  1889  724  2901  42  49  39  15  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号