EEWORLDEEWORLDEEWORLD

Part Number

Search

51761-B0002406AALF

Description
PWRBLADE R/A LF REC
CategoryThe connector   
File Size254KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51761-B0002406AALF Online Shopping

Suppliers Part Number Price MOQ In stock  
51761-B0002406AALF - - View Buy Now

51761-B0002406AALF Overview

PWRBLADE R/A LF REC

51761-B0002406AALF Parametric

Parameter NameAttribute value
Connector usage-
Connector typeSockets, female sockets and blade sockets
Connector styleblade shaped power supply
Number of pins30
Number of pins loadedall
spacing0.100"(2.54mm)
Number of rows4
Number of columns-
Installation typeBoard edge, through hole, right angle
Terminationwelding
Contact layout (typical)24 signals, 6 power
characteristicBoard lock, guide pin
Contact platingGold or Gold, GXT™
Contact plating thickness30.0µin(0.76µm)
colorblack
Rated current-
Material flammability ratingUL94 V-0
Operating temperature-20°C ~ 105°C
Rated voltage-
PDM: Rev:P
STATUS:
Released
Printed: Mar 22, 2011
.
LOTO Practice [Dry Goods] 4 Unexpected Interference of Infrared Sensors osc802
The last project I wrote was about the function of detecting falling objects.The waveform amplitude became smaller due to the change in the installation distance on site, so I had to use a voltage com...
LOTO2018 Analog electronics
【GD32-colibri-F350RX】+USART to realize serial data communication
In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...
anger0925 GD32 MCU
FPGA Design and Application Books
Free book downloads available...
eeleader FPGA/CPLD
Moderator: NVIC_SystemReset() does not reset the system
I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...
zhang67766 stm32/stm8
A5 RTL8188EU Guide
[b]MY-SAMA5 Linux-3.18 RTL8188EU Development Guide[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=htt...
明远智睿Lan Linux and Android
[FPGA Tips] How to calculate the delay level?
wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2394  1388  2331  1559  1053  49  28  47  32  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号