571CEC000125DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 571CEC000125DG

571CEC000125DG: DescriptionOSC VCXO 128.5000MHZ CMOS SMD; CategoryPassive components; File Size562KB，36 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571CEC000125DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	571CEC000125DG	-	-	View	Buy Now

571CEC000125DG Overview

OSC VCXO 128.5000MHZ CMOS SMD

571CEC000125DG Parametric

Parameter Name	Attribute value
Base Resonator	Crystal
type	VCXO
frequency	128.5MHz
Function	enable/disable (programmable)
output	CMOS
Voltage - Power	2.97 V ~ 3.63 V
frequency stability	±20ppm
Absolute pulling range (APR)	±25ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	98mA
grade	-
Installation type	surface mount
Package/casing	8-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

10 MH

Features



1.4 G H

C P

ROGRAMMABLE

XO/VCXO

Any programmable output



frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz



C serial interface



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant



1.8, 2.5, or 3.3 V supply

Si5602

Applications



Ordering Information:



SONET/SDH

xDSL

10 GbE LAN/WAN

ATE

High performance

instrumentation



Low-jitter clock generation



Optical modules



Clock and data recovery

See page 31.

Pin Assignments:

See page 30.

(Top View)

SDA

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-

programmable to any output frequency from 10 to 945 MHz and select frequencies

to 1400 MHz with <1 ppb resolution. The device is programmed via an I

C serial

interface. Unlike traditional XO/VCXOs where a different crystal is required for

each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL

clock synthesis IC to provide any-frequency operation. This IC-based approach

allows the crystal resonator to provide exceptional frequency stability and

reliability. In addition, DSPLL clock synthesis provides superior supply noise

rejection, simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems.

CLK–

GND

SCL

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

10-1400 MHz



DSPLL Clock

Synthesis

SDA

SCL

CLK–

Si571 only

ADC

GND

SCL

CLK+

GND

Si571

Si570/Si571

Rev. 1.6 6/18

Recommended Resources

U-shaped fluorescent lamp wiring b

Voltage regulator 1-4 working circuit diagram b

Monolithic function generator NE566V circuit

Digital duty cycle meter circuit

Circuit diagram: AT88RF

Bootstrap compensated sawtooth circuit

A Transformer Design on LTspice: This is a transformer flyback circuit that my teacher gave me. I want to know the function of each part of this circuit, and want to select the optimal inductance value on the transformer coil, as wel...; Decim Analog electronics

I accidentally got to know another administrator: [align=center]EEWORLD Xiang Nong [/align][align=left][size=4]Xiang Nong, deputy editor-in-chief of EEWORLD. He was called "one of the two journalists that China can talk to" by Intel Chairman Barrett;...; open82977352 Talking

Urgent help: CPLD has two pwm output pins and cannot detect signals.: module pwm_f2 (clk,rst,pwm1,pwm2,clk_div); input rst; input clk; output reg pwm1; output reg pwm2; output reg clk_div; reg[19:0]cnt; always@(posedge clk or negedge rst) if (!rst) cnt 0) && (dead_cnt<2...; 824653578 FPGA/CPLD

APA600 core current abnormality: I chose the APA600 chip, but when the device is heated, the core power consumption goes up. I measured that the current is about 14mA higher, and it is normal when the temperature drops. If anyone has...; ZQ0313023 FPGA/CPLD

[Silicon Labs BG22-EK4108A Bluetooth Development Review] 1: IoT product introduction and BLE environment construction: 1 Introduction I have been engaged in the industry of IoT smart home, and I am quite familiar with Silicon. Their Zigbee is the No.1 in the industry, and I use it a lot in IoT Zigbee. I am very famili...; 忆作音符 Development Kits Review Area

System hang problem: I have two questions for you: 1. Why does the screen backlight not turn off after I click 'Start' - 'Suspend'? How can I make the screen turn off after clicking 'Suspend'? 2. I set a button externally...; zqf5 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components