EEWORLDEEWORLDEEWORLD

Part Number

Search

570FCB000896DG

Description
OSC XO 100.0000MHZ LVDS SMD
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570FCB000896DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570FCB000896DG - - View Buy Now

570FCB000896DG Overview

OSC XO 100.0000MHZ LVDS SMD

570FCB000896DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency100MHz
FunctionEnable/Disable (Reprogrammable)
outputLVDS
Voltage - Power2.25 V ~ 2.75 V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
IT English Corner
Such familiar English, do you know their full names and meanings? SIM card: Subscriber Identity Module 3G: Generation Three CDMA: Code Division Multiple Access SMS: Short Message Service Bluetooth: Bl...
maker RF/Wirelessly
Hercules GIO Learning
The GIO module provides digital input capture and digital input/output. There is no processing function in this block. GIO is usually used for static or rarely changing outputs, such as transceiver en...
anvy178 Microcontroller MCU
Disassemble Broadlink SP1 WIFI smart socket and consult
[i=s]This post was last edited by wangfuchong on 2014-3-7 20:39[/i] It's been a while since I opened it. I cracked it open to have a look. There is also a disassembly introduction online. If you don't...
wangfuchong DIY/Open Source Hardware
The U.S. automotive telematics system is entering a period of rapid growth
According to recent research data from the U.S. Venture Development Corp. (VDC), the U.S. automotive Telematics system market has finally entered a prosperous growth phase after years of stagnation. A...
chimei Automotive Electronics
Salary discussion: Is it better to have high salary and low bonus, or low salary and high bonus?
1. Pay a high bonus several times the salary at the end of the year, which is generally the average salary for people doing the same type of work. 2. Pay a normal bonus (generally one time the salary)...
htyd MCU
Ask for help stm8Sgpio error prompt
#error clnk Debug\mfunction.lkf:1 symbol _GPIO_Init not defined (Debug\main_cycle.o Debug\swdcj.o )An error occurred during compilation, but I have already added the stm8s_gpio.h file to the two files...
kuang_xiang stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2599  1331  602  1438  2490  53  27  13  29  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号