EEWORLDEEWORLDEEWORLD

Part Number

Search

R5F562TABDFK#V1

Description
IC MCU 32BIT 256KB FLASH 64LQFP
Categorysemiconductor    The embedded processor and controller   
File Size936KB,136 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Download user manual Parametric View All

R5F562TABDFK#V1 Overview

IC MCU 32BIT 256KB FLASH 64LQFP

R5F562TABDFK#V1 Parametric

Parameter NameAttribute value
core processorRX
core size32-bit
speed100MHz
ConnectivityCANbus,I²C,LIN,SCI,SPI
PeripheralDMA,LVD,POR,PWM,WDT
Number of I/Os37
Program storage capacity256KB(256K x 8)
Program memory typeflash memory
EEPROM capacity-
RAM capacity16K x 8
Voltage - Power Supply (Vcc/Vdd)2.7 V ~ 3.6 V
data converterA/D 8x12b
Oscillator typeinternal
Operating temperature-40°C ~ 85°C(TA)
Package/casing64-LQFP
Supplier device packaging64-LQFP(14x14)
DATASHEET
RX62T Group, RX62G Group
Renesas MCUs
100-MHz 32-bit RX MCUs, FPU, 165 DMIPS, 12-bit ADC (3 S/H circuits, double data
register, amplifier, comparator): two units, 10-bit ADC one unit, the three ADC units are
capable of simultaneous 7-ch. sampling, 100-MHz PWM (two three-phase complementary
channels and four single-phase complementary channels or three three-phase
complementary channels and one single-phase complementary channel)
R01DS0096EJ0200
Rev.2.00
Jan 10, 2014
Features
32-bit RX CPU core
Max. operating frequency: 100 MHz
Capable of 165 DMIPS in operation at 100 MHz
Single precision 32-bit IEEE-754 floating point
Accumulator handles 64-bit results (for a single
instruction) from 32- × 32-bit operations
Multiplication and division unit handles 32- × 32-bit
operations (multiplication instructions take one CPU
clock cycle)
Fast interrupt
Divider (fastest instruction execution takes two CPU
clock cycles)
Fast interrupt
CISC Harvard architecture with 5-stage pipeline
Variable-length instructions: Ultra-compact code
Supports the memory protection unit (MPU)
Background JTAG debugging plus high-speed tracing
Operating voltage
Single 3.3- or 5-V supply; 5-V analog supply is possible
with 3.3-V products
Low-power design and architecture
Four low-power modes
On-chip main flash memory, no wait states
100-MHz operation, 10-ns read cycle
No wait states for reading at full CPU speed
64-Kbyte/128-Kbyte/256-Kbyte capacities
For instructions and operands
User code programmable via the SCI or JTAG
On-chip data flash memory
Max. 32 Kbytes, reprogrammable up to 30,000 times
Erasing and programming impose no load on the CPU.
On-chip SRAM, no wait states
8-Kbyte/16-Kbyte SRAM
For instructions and operands
DMA
DTC: The single unit is capable of transfer on multiple
channels
Reset and supply management
Power-on reset (POR)
Low voltage detection (LVD) with voltage settings
Clock functions
External crystal oscillator or internal PLL for operation at
8 to 12.5 MHz
Internal 125-kHz LOCO for the IWDT
Detection of main oscillator stoppage (for IEC 60730
compliance)
Independent watchdog timer
(for IEC60730compliance)
125-kHz LOCO clock operation
Software is incapable of stopping the robust WDT.
PLQP0112JA-A 20×20mm, 0.65mm pitch
PLQP0100KB-A 14×14mm, 0.5mm pitch
PLQP0080JA-A 14×14mm, 0.65mm pitch
PLQP0064KB-A 10×10mm, 0.5mm pitch
PLQP0064GA-A 14x14 mm, 0.8mm pitch
Up to 7 communications interfaces
1: CAN (compliant with ISO11898-1), incorporating 32
mailboxes
3: SCIs, with asynchronous mode (incorporating noise
cancellation), clock-synchronous mode, and smart-card
interface mode
1: I2C bus interface, capable of SMBus operation
1: RSPI
1: LIN
Up to 16 16-bit timers
8: 16-bit MTU3: 100-MHz operation, input capture,
output compare, two three-phase complementary PWM
output channels, complementary PWM imposing no load
on the CPU, phase-counting mode
4: 16-bit GPT: 100-MHz operation, input capture, output
compare, four complementary single-phase PWM output
channels, or one three-phase complementary PWM
output channel and one single-phase complementary
PWM output channel, complementary PWM imposing no
load on the CPU, operation linked with comparator (for
counting and control of PWM-signal negation), detection
of abnormal oscillation frequencies (for IEC 60730
compliance)
4: 16-bit CMT
Generation of delays in PWM waveforms (only for
the RX62G Group)
The timing with which signals on the 16-bit GPT PWM
output pin rise and fall can be controlled with an accuracy
of up to 312 ps (in operation at 100 MHz).
Three A/D converter units for 1-MHz operation,
for a total of 20 channels
Three units are capable of simultaneous sampling on
seven channels
Self diagnosis (for IEC60730 compliance)
8: Two 12-bit ADC units: three sample-and-hold circuits,
double data registers, amplifier, comparator
12: Single 10-bit ADC unit
CRC (cyclic redundancy check) calculation unit
Monitoring of data being transferred (for IEC 60730
compliance)
Monitoring of data in memory (for IEC 60730
compliance)
Up to 61 input–output ports and up to 21 input-only
ports
PORT registers: Monitoring of output ports (for IEC
60730 compliance)
Operating temp. range
–40C to +85C
–40C to +105C
R01DS0096EJ0200 Rev.2.00
Jan 10, 2014
Page 1 of 134
Why is the duty cycle always 50%? ?
I'm writing a spwm program recently, but no matter what I do, the duty cycle is always 50%, which is frustrating. I hope you can help me find out. Thank you! ! #include "DSP28_Device.h" #include "math...
terrykgm DSP and ARM Processors
High salary recruitment of FPGA experts
This team is a startup team of old Huawei people, mainly developing integrated smart phone terminals. We hope you are (one or more of the above are acceptable, the first one is a must): 1. Maybe you h...
419782021 Recruitment
C2000 Sunbathing F28035
A smile:TI's F28035 minimum system;This board is from TI, so I won't say more....
dontium Microcontroller MCU
[Sipeed LicheeRV 86 Panel Review] 8-Configure the Compilation Toolchain Again-Run HelloWord
Previous article: [Sipeed LicheeRV 86 Panel Review] 4-Building the compilation environment , I tried to build the compilation environment and test the HelloWorld program. When I ran it on the board, i...
DDZZ669 Domestic Chip Exchange
The lighting in Las Vegas is a bit big, costing 11.6 billion yuan, and the driver is ICND2200 from Guoxin
"Recently, the world's largest spherical immersive experience center was built by Madison Square Garden Entertainment (MSG) and Las Vegas Sands. 'MSG Sphere' will cost 11.6 billion yuan and become the...
nmg Domestic Chip Exchange
National Undergraduate Electronic Design Competition…First Prize Works (4)
[i=s]This post was last edited by paulhyde on 2014-9-15 04:14[/i] [size=5]Designs for electronic meter error detector, high-precision programmable voltage amplifier, wireless drop detection system, sm...
lk972105 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1313  833  2832  1207  2578  27  17  58  25  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号