EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74ACT574DBRE4

Description
Flip Flops Octal D-Ty Edge-Trig F-F W/3-State Otpt
Categorylogic    logic   
File Size508KB,15 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74ACT574DBRE4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74ACT574DBRE4 - - View Buy Now

SN74ACT574DBRE4 Overview

Flip Flops Octal D-Ty Edge-Trig F-F W/3-State Otpt

SN74ACT574DBRE4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSSOP
package instructionGREEN, PLASTIC, SSOP-20
Contacts20
Reach Compliance Codeunknow
ECCN codeEAR99
seriesACT
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length7.2 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
Maximum Frequency@Nom-Su85000000 Hz
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP20,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply5 V
propagation delay (tpd)12 ns
Certification statusNot Qualified
Maximum seat height2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width5.3 mm
Base Number Matches1

SN74ACT574DBRE4 Related Products

SN74ACT574DBRE4 SN74ACT574PWRE4 SN74ACT574PWE4 SN74ACT574NSRG4 SN74ACT574DBRG4
Description Flip Flops Octal D-Ty Edge-Trig F-F W/3-State Otpt Flip Flops Octal D-Ty Edge-Trig F-F W/3-State Otpt Flip Flops Octal D-Ty Edge-Trig F-F W/3-State Otpt Flip Flops Octal DType Edge Trigred FlipFlop Flip Flops Octal DType Edge Trigred FlipFlop
Is it lead-free? Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Parts packaging code SSOP TSSOP TSSOP SOIC SSOP
package instruction GREEN, PLASTIC, SSOP-20 TSSOP, TSSOP20,.25 TSSOP, TSSOP20,.25 SOP, SOP20,.3 SSOP, SSOP20,.3
Contacts 20 20 20 20 20
Reach Compliance Code unknow unknow unknow unknow unknow
series ACT - ACT ACT ACT
JESD-30 code R-PDSO-G20 - R-PDSO-G20 R-PDSO-G20 R-PDSO-G20
JESD-609 code e4 - e4 e4 e4
length 7.2 mm - 6.5 mm 12.6 mm 7.2 mm
Load capacitance (CL) 50 pF - 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER - BUS DRIVER BUS DRIVER BUS DRIVER
Maximum Frequency@Nom-Su 85000000 Hz - 85000000 Hz 85000000 Hz 85000000 Hz
MaximumI(ol) 0.024 A - 0.024 A 0.024 A 0.024 A
Humidity sensitivity level 1 - 1 1 1
Number of digits 8 - 8 8 8
Number of functions 1 - 1 1 1
Number of ports 2 - 2 2 2
Number of terminals 20 - 20 20 20
Maximum operating temperature 85 °C - 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C - -40 °C -40 °C -40 °C
Output characteristics 3-STATE - 3-STATE 3-STATE 3-STATE
Output polarity TRUE - TRUE TRUE TRUE
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP - TSSOP SOP SSOP
Encapsulate equivalent code SSOP20,.3 - TSSOP20,.25 SOP20,.3 SSOP20,.3
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, SHRINK PITCH
method of packing TAPE AND REEL - TUBE TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) 260 - 260 260 260
power supply 5 V - 5 V 5 V 5 V
propagation delay (tpd) 12 ns - 12 ns 12 ns 12 ns
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified
Maximum seat height 2 mm - 1.2 mm 2 mm 2 mm
Maximum supply voltage (Vsup) 5.5 V - 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V - 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V - 5 V 5 V 5 V
surface mount YES - YES YES YES
technology CMOS - CMOS CMOS CMOS
Temperature level INDUSTRIAL - INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) - Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING - GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm - 0.65 mm 1.27 mm 0.65 mm
Terminal location DUAL - DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Trigger type POSITIVE EDGE - POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 5.3 mm - 4.4 mm 5.3 mm 5.3 mm
BLUENRG -1 Why can't the max address of the OTA service routine be changed? Bluetooth address cannot be changed
BLUENRG -1 OTA service -- Why can't the max address of the routine be changed? The Bluetooth address can't be changed either, it seems to be fixed in the flash, but it can be changed, although it is r...
李逍遥123456 ST - Low Power RF
A question about connection, who has done it, come in and take a look? (WinCE)
It's a very simple situation. I used PB4.2 to compile an OS, and then made a Dos system on VMWare6.0, and then made a bootdisk! Then I wanted to download NK.BIN directly to VMWare through PB. My local...
wenf Embedded System
How to design “digital ground and analog ground” on PCB?
Method 1: Divide the ground plane according to circuit functionSegmentation refers to the use of physical segmentation to reduce the coupling between different types of lines, especially the coupling ...
欣之 Electronics Design Contest
How to nest three-stage state machines
I saw in a book that it is recommended to use a three-stage state machine. In addition, nesting of state machines is also often used. How can I achieve the nesting of a three-stage state machine?...
349568117 FPGA/CPLD
Timer Problem
How do I set the priority of the three timers of the PIC 16F887 when they are all turned on at the same time? I keep getting errors after compiling. It works fine if I turn on only one, but errors occ...
雨籽 Microchip MCU
PCB manufacturing process
PCB production and PCB proofing charging standard Double-sided tin plate/immersion gold plate production process: cutting --- drilling --- copper immersion --- circuit --- diagram --- etching --- sold...
fsyjpcb PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2059  2354  2169  1252  2434  42  48  44  26  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号