EEWORLDEEWORLDEEWORLD

Part Number

Search

B32522C3104M189

Description
CAP FILM 0.1UF 20% 250VDC RADIAL
CategoryPassive components    capacitor   
File Size994KB,44 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B32522C3104M189 Online Shopping

Suppliers Part Number Price MOQ In stock  
B32522C3104M189 - - View Buy Now

B32522C3104M189 Overview

CAP FILM 0.1UF 20% 250VDC RADIAL

B32522C3104M189 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEPCOS (TDK)
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.1 µF
Capacitor typeFILM CAPACITOR
Custom functionsSpecial Lead Length Available On Request
dielectric materialsPOLYESTER AND POLYETHYLENE TEREPHTHALATE
high10.5 mm
JESD-609 codee3
length18 mm
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingTR
positive tolerance20%
Rated (AC) voltage (URac)160 V
Rated (DC) voltage (URdc)250 V
GuidelineAEC-Q200
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal pitch15 mm
Terminal shapeWIRE
width5 mm
Film Capacitors
Metallized Polyester Film Capacitors (MKT)
Series/Type:
Date:
B32520 ... B32529
June 2018
© EPCOS AG 2018. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
EPCOS AG is a TDK Group Company.
HDMI
Awesome file...
syx12345 Download Centre
Shanghai recruits several Korean-speaking technical support engineers with a starting salary of 10,000
Position prefers a Bachelor of Science Degree in Computer Science, Engineering, or equivalent industry related experience. Familiarity with Customer Service Technical Support and/or customer facing/or...
guoluren200907 Recruitment
Chuangrui Communication Technology (Shanghai) recruits embedded software engineers
Senior Software Engineer (Network Protocol Software) Atheros Communications is a leading developer of semiconductor system solutions. The Atheros software development team is looking for an individual...
turtle_haha Embedded System
What will cause the following failure of CD54HCT00F3A?
As shown in the figure, we use the first NAND gate of CD54HCT00F3A to receive the input signal, and the output of the second NAND gate is used as the chip select signal (CS is low valid). When point 1...
twl99 Analogue and Mixed Signal
Hardware implementation of a clock and power management controller
Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...
liede FPGA/CPLD
fpga program problem
module test (a,clk); output a; input clk; reg a=1'b1; parameter i = 1; always@(clk,a) begin while(i<250) begin #10 a=~a; #30 a=~a; end i=i+1; end endmodule After compiling, there is such an error Erro...
顽皮小孩儿 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 762  2134  2096  2658  2250  16  43  54  46  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号