74AXP2G07GMH datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> logic> 74AXP2G07GMH

74AXP2G07GMH: DescriptionIC BUF NON-INVERT 2.75V 6XSON; Categorysemiconductor logic; File Size805KB，17 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AXP2G07GMH Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74AXP2G07GMH	-	-	View	Buy Now

74AXP2G07GMH Overview

IC BUF NON-INVERT 2.75V 6XSON

74AXP2G07GMH Parametric

Parameter Name	Attribute value
logical type	Buffer, non-inverting
Number of components	2
bits per component	1
input type	-
Output type	open drain
Current - output high, low	-，8mA
Voltage - Power	0.7 V ~ 2.75 V
Operating temperature	-40°C ~ 85°C（TA）
Installation type	surface mount
Package/casing	6-XFDFN
Supplier device packaging	6-XSON，SOT886（1.45x1）

Preview

Download Datasheet

View All

74AXP2G07

Low-power dual buffer with open-drain output

Rev. 2 — 16 September 2015

Product data sheet

1. General description

The 74AXP2G07 is a dual non-inverting buffer with open-drain outputs.

Schmitt-trigger action at the inputs makes the circuit tolerant of slower input rise and fall

times.

This device ensures very low static and dynamic power consumption across the entire

range from 0.7 V to 2.75 V. It is fully specified for partial power-down applications

using I

OFF

. The I

OFF

circuitry disables the output, preventing the potentially damaging

backflow current through the device when it is powered down.

2. Features and benefits



Wide supply voltage range from 0.7 V to 2.75 V

Low input capacitance; C

= 0.5 pF (typical)

Low output capacitance; C

= 0.7 pF (typical)

Low dynamic power consumption; C

= 1.0 pF at V

= 1.2 V (typical)

Low static power consumption; I

= 0.6

A

(85

C

maximum)

High noise immunity

Complies with JEDEC standard:



JESD8-12A.01 (1.1 V to 1.3 V)



JESD8-11A.01 (1.4 V to 1.6 V)



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A.01 (2.3 V to 2.7 V)

ESD protection:



HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV



CDM JESD22-C101E exceeds 1000 V

Latch-up performance exceeds 100 mA per JESD 78 Class II

Inputs accept voltages up to 2.75 V

Low noise overshoot and undershoot < 10 % of V

OFF

circuitry provides partial Power-down mode operation

Multiple package options

Specified from

40 C

to +85

C



74AXP2G07GMH Related Products

	74AXP2G07GMH	935304093125	935304094125	935304092125	74AXP2G07GXZ	74AXP2G07GNH	74AXP2G07GSH	935307132147
Description	IC BUF NON-INVERT 2.75V 6XSON	IC BUFFER DUAL 6XSON	IC BUFFER DUAL 6XSON	IC BUFFER DUAL 6XSON	IC BUF NON-INVERT 2.75V 6X2SON	IC BUF NON-INVERT 2.75V 6XSON	IC BUF NON-INVERT 2.75V 6XSON	IC BUFFER DUAL X2SON6

Recommended Resources

Will lithium-ion batteries bring a new look to the electronics industry?

Protection circuit for DC electric excitation circuit_2

Energy saving timer light switch circuit

Triangular wave-rectangular wave oscillator circuit diagram

Electronic therapy device with adjustable frequency and duty cycle

High-performance dual-band wireless microphone receiving circuit

【Benefit Poster】Buy Keithley's designated digital source meter and get an iPad Pro, drone, etc.: [align=left][size=3]Have you recently purchased any instruments? If so, take a look at this promotion! [/size][/align][align=left]Help you solve IV test problems and get an iPad Pro for free[/align][a...; eric_wang Energy Infrastructure?

[Show samples] + The long journey of life: TI sample journey: [i=s]This post was last edited by ldxywdg on 2014-12-29 13:25[/i] [b][size=5]{:1_90:}This is my first time applying for TI samples. From application to delivery, I am very excited! The speed is not "s...; ldxywdg TI Technology Forum

Does a UDP data packet transmit the header first or the data first?: Has anyone done this before? Please advise!...; eeleader FPGA/CPLD

When the rising edge of the periodic signal comes, how to count it with a clock: When the rising edge of posedin comes, how to use the clk_in signal to count it, and when the count reaches 4 within one cycle of posedin, the count is reset to 0....; xaorry FPGA/CPLD

Understanding Spurious-Free Dynamic Range in Wideband GSPS ADCs: By Ian Beavers | Electronic Design When selecting a wideband analog-to-digital converter (ADC) for a high-performance system, there are a number of analog input parameters to consider, such as ADC res...; nmg ADI Reference Circuit

【openmvDIY】First introduction to openmv3: [i=s] This post was last edited by dcexpert on 2017-11-1 23:00 [/i] The kernel of openmv3 is STM32F765, and it runs the system's micropython, so those who have played with micropython will be able to ...; dcexpert MicroPython Open Source section

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components