EEWORLDEEWORLDEEWORLD

Part Number

Search

532AC000760DGR

Description
DUAL FREQUENCY XO, OE PIN 2
CategoryPassive components   
File Size457KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

532AC000760DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
532AC000760DGR - - View Buy Now

532AC000760DGR Overview

DUAL FREQUENCY XO, OE PIN 2

532AC000760DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
Frequency - Output 1480.904432MHz
Frequency - Output 2495.932696MHz
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±7ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)121mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si532
R
EVISION
D
D
U A L
F
REQUENCY
C
R Y S TA L
O
SCILLATOR
(X O )
(10 M H
Z TO
1 . 4 G H
Z
)
Features
Available with any-frequency output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
rd
®
3 generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-frequency output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS
OE
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
(CMOS)
Fixed
Frequency
XO
Any-frequency
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si532
FAN103 5-7W debugging process
Today I am debugging a FAN103 external MOS circuit;7*1W LED isolation driver primary side feedback solution; first adjust the no-load voltage, 7*3.6=25.2V; After the LED load is connected, the light f...
czf0408 LED Zone
Why can't the serial port send or receive?
I use MAX232, but there is no data when sending and receiving with Serial Port Wizard [img]http://www.dzkf.cn/upimg/allimg/0710/1_08140215.JPG[/img]...
sun00 Embedded System
Blood pressure monitor principle
The principle of the blood pressure monitor, I have a question as shown in the picture, please enlighten me, thank you...
QWE4562009 Integrated technical exchanges
Network remote control
Hey guys, I recently read an article in this forum called "Network Development Notes: Controls and Controls", which said: "1. Introduction There are three functions in HTTP_CGI.c, all of which are use...
ZHANGXUEJIE Microcontroller MCU
Review of UCOSIII
I have been using the UCOS system for some time, and I have compiled a report mainly from the application perspective. Work to be prepared when creating a task: //Task priority #define START_TASK_PRIO...
ywlzh MCU
FPGA+Dual DDR2 Core Board User Manual
...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1923  1239  375  2215  1069  39  25  8  45  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号