EEWORLDEEWORLDEEWORLD

Part Number

Search

533BC000491DGR

Description
DUAL FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size439KB,12 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

533BC000491DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
533BC000491DGR - - View Buy Now

533BC000491DGR Overview

DUAL FREQUENCY XO, OE PIN 1

533BC000491DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
Frequency - Output 1250MHz
Frequency - Output 2500MHz
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±7ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si533
R
EVISION
D
D
U A L
F
REQUENCY
C
R Y S TA L
O
SCILLATOR
(X O )
(10 M H
Z TO
1 . 4 G H
Z
)
Features
Available with any-frequency output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
2 selectable output frequencies
®
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Pin 1 output enable (OE)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
Networking
SD/HD video
Ordering Information:
Clock and data recovery
FPGA/ASIC clock generation
See page 7.
Description
The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si533
is available with any-frequency output frequency from 10 to 945 MHz and
select frequencies to 1400 MHz. Unlike a traditional XO, where a different
crystal is required for each output frequency, the Si533 uses one fixed crystal
to provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si533 IC based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
OE
FS
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
LVDS/LVPECL/CML
Functional Block Diagram
V
DD
CLK– CLK+
OE
FS
1
2
3
CMOS
6
5
4
V
DD
NC
CLK+
Fixed
Frequency
XO
Any-frequency
10–1400 MHz
DSPLL®
Clock
Synthesis
GND
OE
FS
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si533
Waiting online, thank you
Can someone introduce LCL software and Protuse to me? I'd be very grateful. I'm currently designing a course. I'm waiting online....
mmdjm MCU
Input capture and output comparison of STM8L
Will the input capture and output comparison of STM8L affect each other? Why does a problem occur when the two functions are used at the same time, and the output comparison cannot output the waveform...
czx2014 stm32/stm8
What books should I read when I first learn embedded systems?
I have never been exposed to embedded systems before. Now I am just starting to learn. I have read several books but I still don't understand them. What book should I read? Or can I download a tutoria...
jun2002 Embedded System
Which one can output negative voltage, TLV5619 or DAC902?
Which one can output negative voltage, TLV5619 or DAC902? I don't understand. Please help....
jianhong0425 MCU
Table tennis game written in VHDL (dot matrix display), the ball does not move
[color=#000000]--The dot matrix is 16 rows and 16 columns, and row 0 is used to display the racket. From column 0 to column 15, every four connected dots on the racket represent a state, from P0 to P3...
RandyCai FPGA/CPLD
Free DSP Example Video Tutorial Download
HX-5509 Development Board DSP Example Video Tutorial Free Download Due to time constraints, the video tutorial is being recorded, so stay tuned!!! eMule download address: [url=http://www.verycd.com/to...
weierdadz DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2408  1317  367  1286  1823  49  27  8  26  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号