EEWORLDEEWORLDEEWORLD

Part Number

Search

552BA000338DG

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552BA000338DG Online Shopping

Suppliers Part Number Price MOQ In stock  
552BA000338DG - - View Buy Now

552BA000338DG Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552BA000338DG Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 169MHz, 108MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±100ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
Fuji Module
Series Power Module Data...
sh-caideqing Embedded System
The ID card disabled at the community gate cannot be read using the NFC on a mobile phone. How can I read its ID?
[i=s]This post was last edited by yang_alex on 2016-7-19 21:48[/i] [backcolor=rgba(255, 255, 255, 0)]The ID card used for the community access control is too shady and costs 20 yuan each. I tried to r...
yang_alex MCU
USB learning board EASY USB 51 PROGRAMER instruction manual
Easy USB 51 Programmer is an open source project from Lily Electronics Studio. Here is its user manual...
bidico 51mcu
Is the board damaged?
The serial port is working properly, and the solid state drive has been updated. Since the device has been disassembled, I will not post the pictures here. I would like to state that the serial port a...
不足论 Renesas Electronics MCUs
Women's basketball giant Zheng Haixia escapes from being a "leftover woman" and becomes a bride at the age of 43
According to insiders of the Bayi Sports Team, Zheng Haixia, a former center of the Chinese women's basketball team with a height of 2.06 meters, officially entered the marriage hall at the beginning ...
凯哥 Talking
Why does setting input capture fail to compile in stm32f10x??
TIM_ICInitStructure.TIM_ICMode= TIM_ICMode_ICAP;//Configured for input capture modeTIM_ICInitStructure.TIM_Channel = TIM_Channel_1;TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Falling;TIM_ICIni...
squn stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2068  1837  1523  2261  1915  42  37  31  46  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号