EEWORLDEEWORLDEEWORLD

Part Number

Search

550BJ155M520DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550BJ155M520DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550BJ155M520DG - - View Buy Now

550BJ155M520DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550BJ155M520DG Parametric

Parameter NameAttribute value
typeVCXO
frequency155.52MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)±130ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Looking to buy wireless receiver module with USB interface protocol
[b][size=5]Is there anyone in the forum who can make a wireless receiving module with USB protocol? The transmission rate cannot be too low and it can support voice transmission. [/size][/b][size=5]Be...
Enkk RF/Wirelessly
MSP430f4152 cannot burn program
When I use IAR to program MSP430f4152, it always prompts that the microcontroller cannot be found. The emulator uses UIF. The error message is: IarIdePm The debugging session could not be started. Eit...
cychaiyan Microcontroller MCU
Last post of the Year of the Rat
I have spent another year at eeworld and learned a lot. Thank you to my friends who have helped me and thank you to my friends who have posted the likes!...
moto8088 Embedded System
Will robots, the highlight of “Made in China 2025”, carve out a niche?
[p=30, null, left][color=rgb(51, 51, 51)][font=Verdana, Arial, 微软雅黑, 宋体][size=16px]Bionic robotic arms that can flexibly carry, stack, and even polish objects; collaborative robots that can simultaneo...
azhiking Robotics Development
Design of traffic light control system based on FPGA
Traffic light control system design based on FPGA. The teacher requires the traffic light to be displayed on the LCD screen. How to design and implement it? Please help...
wehome125 FPGA/CPLD
About compiling mame
When I compile mamece3, the following error occurs: LINK: fatal error LNK1104: cannot open file 'subsystem:windowsce,4.00' Can anyone tell me how to solve this problem? Thank you...
zhongyinyuan Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2197  2642  2695  1740  1810  45  54  55  36  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号