EEWORLDEEWORLDEEWORLD

Part Number

Search

171-005-27P-.080-PBBL

Description
Board Connector, 27 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal,
CategoryThe connector    The connector   
File Size948KB,4 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet Parametric View All

171-005-27P-.080-PBBL Overview

Board Connector, 27 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal,

171-005-27P-.080-PBBL Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresSTAGGERED CONFIGURATION
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedTIN LEAD
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number171-005
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch1.27 mm
Termination typeSOLDER
Total number of contacts27
Base Number Matches1
171-004, 171-005, 171-006, and 171-007
Single Row Board Mount MicroStrips
These .050" pitch single row PCB thru-hole microstrips are available in four types-
vertical mount, right angle single row and two right angle staggered versions.
Available with 1 to 30 contacts. PC tails are .020" diameter. Optional latching
mechanism prevents de-mating. Guide pins provide circuit polarization. Contacts
are twistpin type and are gold-plated. Housing is molded LCP thermoplastic.
Suitable for high-reliability applications where long-term resistance to fretting
corrosion is a necessity. 3 A., 600 Vac, -55C to +150C.
171-006-7P-.125-P1CL
How To Order Single Row Thru-Hole PCB MicroStrips
Series
Number of
Cavities
Contact Type
PC Tail
Length
(Inches)
Optional
Guide Pin
Optional
Latch
Optional
Mounting
Holes
For No Mounting
Holes
Mounting Holes
Right Angle,
Single Row PC
Tails
171-004
Total Number of
Cavities
including guide
pins,latches and
mounting holes.
The number of
cavities equals
the number of
electrical circuits
plus 1 cavity for
each guide pin
and latch, plus 6
cavities for the
mounting hole
option.
-1 TO -30
Pin Contacts
P
Right Angle,
Two Row PC
Tails with .050"
Between Rows
171-005
Socket Contacts
S
.080
.110
.125
.150
.172
.190
.250
Tail Length In
Inches
For No Guide Pin
Guide Pin in Cav.
#1
Omit
-P1
For No Latch
Omit
CL
Omit
MH
Center Latch
Guide Pin at Both
Ends
-PB
Latch at Both
Ends
BL
Right Angle,
Two Row PC
Tails with .100"
Between Rows
171-006
Replace (X)
with guide pin
location.
P3 shown below:
-P(X)
The three cavities
on each end are
filled with epoxy.
Two .062" (1.57mm)
holes are cross-
drilled to allow for
attachment to a
mounting surface.
Vertical Mount
171-007
Sample Part Number
171-006
© 2011 Glenair, Inc.
-7
P
-.125
U.S. CAGE Code 06324
-P1
CL
Printed in U.S.A.
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
www.glenair.com
E-Mail: sales@glenair.com
Q-9
Micro-D
Latching
MicroStri ps
Series 171 MicroStrips
Single Row Thru-Hole Board Mount Strips
Q
My board has arrived, it is healthier to sunbathe
Finally received theGetting Started Guide card, the font is really bigThe data cable is praised :sexy:After unpacking, there is actually a small boardI don't know what it is used for nowThe interface ...
dql2016 DIY/Open Source Hardware
Good resources of the week (power supply category) February 5th week
:) It's time for the weekly push again~~ I hope every resource can be put to good use, and everyone can find what they need [url=https://download.eeworld.com.cn/detail/shenyuxiaoyu/559979]Switching Po...
okhxyyo Power technology
Introduction to FPGA design process and design considerations
Welcome to join the FPGA technology group: 63296979...
lpeng00007 FPGA/CPLD
Development of teaching equipment experiment box based on FPGA
[font=宋体][b]FPGA core board development and use manual, everyone discusses technology with each other[/b][/font] [[i] This post was last edited by yifan5156 on 2013-7-17 16:52[/i]]...
yifan5156 FPGA/CPLD
National IC Designer Certification Examination FAQs are hot! Haha
http://www.zfa.cn 2005-09-09 China Development Network reported1. What is IC design?Answer: IC design is simply hardware circuit design. Designers propose design ideas based on design requirements, an...
fighting FPGA/CPLD
UCP communication problem on wince
Can a PDA communicate with a PC via UDP via wireless? I wrote a UDP communication program using evc. When I send messages to myself on the PDA, it can be received, but when I send messages to the PC, ...
dule Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 641  2182  1668  2196  2567  13  44  34  45  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号