550BC155M520DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550BC155M520DG

550BC155M520DG: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550BC155M520DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550BC155M520DG	-	-	View	Buy Now

550BC155M520DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550BC155M520DG Parametric

Parameter Name	Attribute value
type	VCXO
frequency	155.52MHz
Function	enable/disable
output	LVDS
Voltage - Power	3.3V
frequency stability	±50ppm
Absolute pulling range (APR)	±150ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	108mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

Stepless dimming fluorescent lamp circuit

Kana brand BD-130 refrigerator circuit

Added neutralizing capacitor tuning amplifier circuit

Stabilized power supply circuit with sound and light alarm

Mains overvoltage and undervoltage automatic prompt protection circuit

Bridge grab and coal feeder automatic tracking circuit

Regarding the problem that IAR5 cannot enter interrupt when optimized to high level.: I just started to learn STM32 and encountered a problem. I use IAR5.3. When compiling after writing the program, if the code optimization under C/C++ compile is set to HIGH, the program can run in the...; iamljz stm32/stm8

Interrupt and timer issues: void main(void) {P2=0X0F;EA=1;IT1=1;ET0=1; TMOD=0X01; TH0=-5000/256; //timing 0.01 seconds TL0=-5000/256; TR0=1; FOR(;;); } //interrupt service routine for timer counter 0 void timer0(void) interupt 1...; sp52758 Embedded System

Can I still use the 300M annual card provided by Essence NB-IoT Development Board EC-01F-Kit after the evaluation is over?: Do I need to show my ID card to activate the 300M annual card provided by the EC-01F-Kit, or can I use it right away? Will it be taken back after the evaluation is over, or can I continue to use it fo...; littleshrimp Domestic Chip Exchange

EEWORLD University Hall----PI KOL: Design a reliable switching power supply from scratch: PI KOL: Design a reliable switching power supply from scratch : https://training.eeworld.com.cn/course/26675...; hi5 Power technology

Help!!!: [img]C:\Users\Administrator\Desktop\1.JPG[/img] What does this mean?...; 小桥流水0201 PCB Design

SoC Testing and IEEE P1500 Embedded Core Testability Standard.ppt: ...; 绿茶 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components