550FC148M500DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550FC148M500DG

550FC148M500DG: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550FC148M500DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550FC148M500DG	-	-	View	Buy Now

550FC148M500DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550FC148M500DG Parametric

Parameter Name	Attribute value
type	VCXO
frequency	148.5MHz
Function	enable/disable
output	LVDS
Voltage - Power	2.5V
frequency stability	±50ppm
Absolute pulling range (APR)	±125ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	108mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

What is the difference between an adapter and a charger?

Shanling brand BCD-165W, BCD-18W refrigerator circuit

Simple transistor water level automatic control circuit_1

Guitar treble enhancement circuit.gif

Timing AC switch circuit (2)

Multivibrator circuit diagram produced by FX319

Problem with decoding Manchester encoding using VHDL: I am working on an infrared project. RC5 generates a signal to the detector, which generates a 14-bit data stream (a Manchester code). I want to use VHDL to make a decoder. I have tried many methods b...; 18545862 Embedded System

About the problem of changing micro usb to TYPE-C: [i=s] This post was last edited by haha丶 on 2022-4-6 10:17[/i]I want to change the micro USB port for downloading programs on the development board to a TYPE-C port. I would like to ask if it is enoug...; haha丶 Integrated technical exchanges

Video Acquisition and Display System Based on RL78/G14: Use RL78/G14 to configure the camera. The data collected by the camera is processed by FPGA and output to the VGA display or TFT screen. The FPGA model is EP1C6Q240, and the camera model is OV7670. Th...; rowen800 Renesas Electronics MCUs

Configuration process of WindowsXP as POWERLINK master: Configuration process of WindowsXP as POWERLINK master...; EPACCN Industrial Control Electronics

A small problem with VHDL: --There are the following statements: ... ... GENERIC(CONSTANT BUS_WIDTH: INTEGER := 15); --Bus width definition... ... po1: INOUT STD_LOGIC_VECTOR(BUS_WIDTH DOWNTO 0); ... ... po1 <= "111111111111111...; cgl123456 Embedded System

I searched all night but couldn't find any information related to ultrasonic atomizer design.: Help,,,,!!!!!! The simulation and the program... I have been looking for it all night......; 炮灰 51mcu

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components