EEWORLDEEWORLDEEWORLD

Part Number

Search

570BCA000159DG

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570BCA000159DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570BCA000159DG - - View Buy Now

570BCA000159DG Overview

ANY, I2C PROGRAMMABLE XO

570BCA000159DG Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputLVDS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
[Q&A Thread] Sword Pool CDK Frequently Asked Questions
[i=s]This post was last edited by Future Developer on 2022-3-17 10:59[/i]After receiving feedback from many engineers about Jianchi CDK, we found that many of the problems have certain commonalities, ...
未来开发者 XuanTie RISC-V Activity Zone
Wireless data communication protocol development
We use radio to transmit data. Radio is half-duplex, so the devices are on one channel. So when more than two devices send at the same time, data will collide and fail to send. We have a master statio...
xinxi Embedded System
MOSFET (gate) driver IC
[i=s]This post was last edited by paulhyde on 2014-9-15 04:12[/i][table=98%][tr][td=72]PartNumber[/td][td=91][align=left]Description[/align][/td][td=92][align=left]DriverConfiguration[/align][/td][td=...
paulhyde Electronics Design Contest
Untitled
I just finished my midterm exam and started to focus on some low-level system stuff for a while.Yesterday our school held a talent exchange meeting (recruitment fair). I went to take a look and saw so...
范小川 Embedded System
Type 2602 SourceMeter Application Test Types (II)
Thermistor test In a typical laser diode module, the thermistor has a nominal resistance of 10kΩ at 25°C . In normal operation mode, the thermal stability of the entire module is more critical than it...
Jack_ma Test/Measurement
How to default to nodes when cross connection when drawing schematic diagram in AD
:Cry: Help, help, when I draw two intersecting line segments on my AD software, they are not connected by default when they cross, which is like Figure 1: Figure 1 What I want is the effect shown in F...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1185  1522  1075  276  1045  24  31  22  6  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号