EEWORLDEEWORLDEEWORLD

Part Number

Search

B82432A1182J000

Description
FIXED IND 1.8UH 490MA 410 MOHM
CategoryPassive components   
File Size495KB,8 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B82432A1182J000 Overview

FIXED IND 1.8UH 490MA 410 MOHM

B82432A1182J000 Parametric

Parameter NameAttribute value
typeWinding
Material - Coreferrite
inductance1.8µH
Tolerance±5%
Rated current490mA
Current - saturation value-
shieldNo shielding
DC resistance (DCR)410 milliohms max.
Q value at different frequencies25 @ 7.96MHz
Frequency - Self-resonance210MHz
grade-
Operating temperature-55°C ~ 125°C
Inductor Frequency - Test1MHz
Installation typesurface mount
Package/casing2-SMD, J-lead
Supplier device packaging1812 (4532 metric)
size/dimensions0.177" long x 0.126" wide (4.50mm x 3.20mm)
Height - Installation (maximum)0.126"(3.20mm)
SMT inductors
SIMID series, SIMID 1812-A
Series/Type:
Date:
B82432A
October 2012
Data Sheet
EPCOS AG 2015. Reproduction, publication and dissemination of this publication, enclosures hereto and the information
contained therein without EPCOS' prior express consent is prohibited.
EPCOS AG is a TDK Group Company.
Huawei_Analog Circuit Design Volume 1
...
至芯科技FPGA大牛 FPGA/CPLD
Recruiting ADC/DAC application engineers, working location: Hangzhou
Hangzhou Songyangheng Technology Co., Ltd. - Recruitment Information:Position Information: ADC/DAC Application Engineer1. Cooperate with sales staff to expand domestic potential customers, and be resp...
九里香 Recruitment
Table of correspondence between scale and frequency
When using a single-chip microcomputer to generate an audio signal, you must first calculate the time constant of the timer. To make the single-chip microcomputer generate standard notes, you need to ...
忙忙草 MCU
How to achieve more accurate uS or mS level delay when writing the underlying driver of wince?
For example, I want a GPIO to be set to a high level first, and then become a low level after 2uS....
yezhenyu Embedded System
Asking for help from the forum about setting DDS on FPGA
: Let's start with the program: module DDS1(CLK1,DAC1,enable); input CLK1 ; input enable ; output[9:0] DAC1; reg [31:0] B1; parameter N=32'hfffff ; parameter M=32'h0 ; always @(negedge enable) begin i...
523335234 FPGA/CPLD
Protel wiring design considerations
Protel wiring design...
lorant PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1733  2571  2508  1213  865  35  52  51  25  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号