EEWORLDEEWORLDEEWORLD

Part Number

Search

570ECB000118DGR

Description
OSC XO 156.2500MHZ LVPECL SMD
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570ECB000118DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
570ECB000118DGR - - View Buy Now

570ECB000118DGR Overview

OSC XO 156.2500MHZ LVPECL SMD

570ECB000118DGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency156.25MHz
Functionenable/disable (programmable)
outputLVPECL
Voltage - Power2.25 V ~ 2.75 V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
It was not until the PCBA could not be assembled that I realized the importance of the silk screen marking of the package design.
Author: Wang Huidong, a member of Yibo Technology Expressway Media Longlong worked hard to design PCBs and had a beautiful girlfriend named Lily.But his mother-in-law refused to agree. Her daughter wa...
yvonneGan PCB Design
Recommended books on embedded development (Thirteen) --- C language programming for embedded systems
[align=center][size=5][b]Recommendation of excellent books on embedded development (Thirteen) --- C language programming for embedded systems [/b][/size][/align] [size=4]With the rapid development of ...
tiankai001 Download Centre
What should I pay attention to when connecting IP cameras to audio monitoring equipment?
For network surveillance recorders, hard disk recorders and video servers, there are generally video input interfaces and audio input interfaces, and they are one-to-one corresponding, and may be BNC ...
chinayinpin Discrete Device
A8 uses GPMC and FPGA to communicate, asynchronous page read mode configuration
[font=normal 宋体, Arial, Helvetica, sans-serif][color=#000000][size=12px]GPMC_CONFIG_1 to 7 are configured as follows[/size][/color][/font] [font=normal 宋体, Arial, Helvetica, sans-serif][color=#000000]...
zhoush DSP and ARM Processors
ZigBee frame structure
[align=left][color=rgb(63, 63, 63)][size=3] The design principle of the IEEE 802.15.4/ZigBee frame structure is to minimize the complexity of the network while ensuring that the network can transmit w...
Jacktang RF/Wirelessly
TVS tube array manufacturers
Which manufacturers are better at TVS tube arrays?...
bluestar09 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2081  1676  2510  1836  1058  42  34  51  37  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号