DTS26Z21-11HE [V001] datasheet, PDF

DTS26Z21-11HE [V001]: DescriptionPLUG ASSY; CategoryThe connector; File Size856KB，17 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

DTS26Z21-11HE [V001] Overview

PLUG ASSY

Parameter Name	Attribute value
Connector System	line to panel, line to panel
Sealable	yes
Connectors and terminals terminate to	Wires and cables
Housing size	21
shield	yes
Connector type	plug
Housing type	straight plug
Number of Positions	11
Number of power supply locations	11
Number of signal positions	0
Pre-installed	no
Shell plating material	black zinc nickel alloy
Shell material	Aluminum 6061-T6
Insulation Materials	Hard dielectric/silica gel
Sealed	no
Contact Current Rating (Max) (A)	23
reverse polarity	no
Terminal layout	21 – 11
Terminal type	Pin
Connector mounting type	Panel
polar code	E
Joint alignment type	keying
joint fixation	with
Location monitoring	Timing
Cable size	2.08 – 3.31 mm² [ 14 – 12 AWG ]
Working group temperature range	-65 – 200 °C [ -85 – 392 °F ]
Circuit Application	Power

What equipment is needed to make a microcontroller?: Please ask everyone in the forum: What equipment is needed for microcontroller development? Thank you in advance...; 122627703 MCU

FIR filter matlab+dspbuilder: 1 Design Stack (Modelsim screenshots + source code) :Cry: 2 FIR Filter [/size][font=宋体][size=14.0pt]([/size][/font][size=14.0pt]matlab+dspbuilder[/size][font=宋体][size=14.0pt]source code)([/size][/font...; 18246193969 FPGA/CPLD

DSP training third day full information: DSP training third day full information...; 呱呱 DSP and ARM Processors

Using top248 to make a 60 watt switching power supply: I would like to ask you, when using top248 as a 60W switching power supply, how to prevent the chip from heating up, or how to reduce the heat...; LED Power technology

Help: Could any experts please tell me how to convert PCB printing files into PLT or AC6 format files for engraving machines?...; txs PCB Design

State machine rewrite: parameter idle=00, jia=01, cheng=11, yuan=10; always@(posedge clk) if(!rst) begin j<=0; c<=0; y<=0; state<=idle; end else begin case(state) idle:if(en)begin state<=cheng; flog<=0; c<=1;j<=0;y<=0; end ...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components