DTS26Z21-11PB [V001] datasheet, PDF

DTS26Z21-11PB [V001]: DescriptionPLUG ASSY; CategoryThe connector; File Size856KB，17 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

DTS26Z21-11PB [V001] Overview

PLUG ASSY

Parameter Name	Attribute value
Connector System	line to panel, line to panel
Sealable	yes
Connectors and terminals terminate to	Wires and cables
Housing size	21
shield	yes
Connector type	plug
Housing type	straight plug
Number of Positions	11
Number of power supply locations	11
Number of signal positions	0
Pre-installed	no
Shell plating material	black zinc nickel alloy
Shell material	Aluminum 6061-T6
Insulation Materials	Hard dielectric/silica gel
Sealed	no
Contact Current Rating (Max) (A)	23
reverse polarity	no
Terminal layout	21 – 11
Terminal type	Pin
Connector mounting type	Panel
polar code	B
Joint alignment type	keying
joint fixation	with
Location monitoring	Timing
Cable size	2.08 – 3.31 mm² [ 14 – 12 AWG ]
Working group temperature range	-65 – 200 °C [ -85 – 392 °F ]
Circuit Application	Power

How to make a radio frequency card using discrete components?: Hello everyone, I recently participated in the school's electronic design competition, and the topic was "RFID card reader and radio frequency card design". The topic requires that the radio frequency...; 不能自己 RF/Wirelessly

Implementation of Digital Stopwatch Based on Xilinx FPGA: The main purpose of this project is to design a digital stopwatch based on Xilinx FPGA, master the working principle of Xilinx FPGA, the display principle of dynamic LED, and the working principle of ...; CMika FPGA/CPLD

How should I draw the various layers of the Allegro pad pins?: 1. How should I draw each layer when drawing pads in Allegro ? How should I draw surface mount pads? How should I draw through-hole pads? Mainly, I don’t know how to get the size of each layer. Is the...; shijizai PCB Design

Share your experience on the calibration algorithm of AD sampling accuracy in DSP programming: The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...; Aguilera DSP and ARM Processors

MSP430 variant 3-wire SPI bus implementation (for DS1302 clock chip): As the title says, this is the so-called abnormal version of the 3-wire SPI bus on the Internet: one clock line, one enable line, and one bidirectional IO line. 　　One module, two files: //spi3.c #incl...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components