DTS23N17-08ZE [V001] datasheet, PDF

DTS23N17-08ZE [V001]: DescriptionHERM RECP; CategoryThe connector; File Size856KB，17 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

DTS23N17-08ZE [V001] Overview

HERM RECP

Parameter Name	Attribute value
Connector System	line to panel, line to panel
Sealable	yes
Connectors and terminals terminate to	Wires and cables
Housing size	17
Housing type	weld flange, weld flange
Number of Positions	8
Number of power supply locations	0
Number of signal positions	8
Pre-installed	no
Shell material	Stainless steel
Insulation Materials	Glass
Sealed	yes
Contact Current Rating (Max) (A)	13
reverse polarity	standard
Terminal layout	17 – 8
Terminal type	Eyelet socket
polar code	E
Joint alignment type	keying
Joint fixation type	Thread
Location monitoring	0°
Cable size (AWG)	16 – 20
Working group temperature range	-65 – 200 °C [ -85 – 392 °F ]
Circuit Application	Signal

Why do I get garbled code when I compile two timer interrupts after merging them? ? Separate compilation is normal. Help!: #include #includesbit p10=P1^0; //digital tube control end sbit p11=P1^1; sbit p12=P1^2; sbit p13=P1^3; sbit p20=P2^0; //button control end sbit p21=P2^1; sbit p22=P2^2; sbit p27=P2^7; bit GoFlag; #de...; liengzin8 51mcu

Easy-to-use Verilog serial UART program: ==========================================================================//-----------------------------------------------------// Design Name : uart // File Name : uart.v//: Simple UART// Coder : De...; eeleader FPGA/CPLD

27 operators "abandon Huawei"! The United States released the list of "5G clean networks": [This article is compiled from Huanqiu.com, Guancha.com, Kuai Technology, etc.] After lobbying and wooing allies to ban Huawei, the U.S. State Department website recently released a list of "5G Clean ...; eric_wang Talking

Weird watchdog problem!: When testing the watchdog function of LPC2124, I encountered such a problem. The main function is as follows. There is a watchdog feeding function WdtFeed() in the delay function DelayNS(). In the sub...; eeleader MCU

Static Timing Analysis and Logic Design: This is information about static timing analysis. Anyone interested is welcome to download and read it....; 安圣基 FPGA/CPLD

What simulations can Proteus do?: [color=#333333][font="][size=14px]I am a newbie and want to do hardware design. Proteus can directly design PCB boards and simulations, but what can it simulate? Can it only detect whether the circuit...; 焱阳高照 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components