EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

DTS20Y19-11DC [V001]

Description
HERM RECP
CategoryThe connector   
File Size856KB,17 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

DTS20Y19-11DC [V001] Overview

HERM RECP

DTS20Y19-11DC [V001] Parametric

Parameter NameAttribute value
Connector Systemline to panel, line to panel
Sealableyes
Connectors and terminals terminate toWires and cables
Housing sizeF (19)
Connector typesquare flange
Housing typeSquare flange female end
Number of Positions11
Number of power supply locations0
Number of signal positions11
Pre-installedno
Shell materialStainless steel
Insulation MaterialsGlass
Sealedyes
Contact Current Rating (Max) (A)13
reverse polaritystandard
Terminal layout19 – 11
Terminal typePC tail socket
polar codeC
Joint alignment typekeying
Joint fixation typeThread
Location monitoring
Cable size (AWG)16
Working group temperature range-65 – 200 °C [ -85 – 392 °F ]
Circuit ApplicationSignal
The pymite project before micropython
Before MicroPython was released, there was an open source project that runs Python on a microcontroller: pymite, which is a python-on-a-chip system. It is considered the predecessor of micropython, al...
dcexpert MicroPython Open Source section
[AN-664 Application Note] Low Power Applications of AD7732/AD7734/AD7738/AD7739
Introduction: This application note discusses the AD7739 only, but is also generally applicable to the AD7732, AD7734, and AD7738. The purpose of this application note is to explain how to optimize th...
EEWORLD社区 ADI Reference Circuit
Collected UIF emulator data
This is the UIF emulator data I collected, dedicated to friends who want to DIY...
nongxiaoming TI Technology Forum
C5000 Audio Capacitive Touch BoosterPack for MSP430 LaunchPad Overview
Jon Beall from Texas Instruments introduces the C5535 Ultra-Low-Power Digital Signal Processor BoosterPack. The C5535 Ultra-Low-Power Digital Signal Processor BoosterPack is a plug-in board for the MS...
德仪DSP新天地 DSP and ARM Processors
Please tell me about the digital tube
/************************************************ File name: dula.vDescription : The result of the program: the 0th to the 7th digital tubes display 0-7 in turn; Creator: He Yuntao Creation time: Janu...
woaizhudi FPGA/CPLD
Beginner, please ask questions!!! 1
entity cnt16 is port(clk:in std_logic;dout:out std_logic_vector(3 downto 0);dclk1:out std_logic); end cnt16;architecture Behavioral of cnt16 issignal clk1:std_logic :='1';signal q:integer range 0 to 2...
beijing2008lina FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 532  2319  533  2274  1969  11  47  46  40  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号