INA190A5IDCKT datasheet, PDF - EEWORLD Datasheet

INA190A5IDCKT: Description40V high-precision, low bias current, low power current sense amplifier with ENABLE 6-SC70 -40 to 125; CategoryAnalog mixed-signal IC Amplifier circuit; File Size2MB，45 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

INA190A5IDCKT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	INA190A5IDCKT	-	-	View	Buy Now

40V high-precision, low bias current, low power current sense amplifier with ENABLE 6-SC70 -40 to 125

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
package instruction	TSSOP,
Reach Compliance Code	compliant
Factory Lead Time	6 weeks
Samacsys Description	40V, bi-directional, ultra-precise current sense amplifier w/picoamp IB & ENABLE
Amplifier type	OPERATIONAL AMPLIFIER
Maximum average bias current (IIB)	0.003 µA
Maximum common mode voltage	40 V
Minimum Common Mode Rejection Ratio	132 dB
Nominal Common Mode Rejection Ratio	150 dB
Maximum input offset voltage	15 µV
JESD-30 code	R-PDSO-G6
JESD-609 code	e4
length	2 mm
Humidity sensitivity level	2
Number of functions	1
Number of terminals	6
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.1 mm
Nominal slew rate	0.3 V/us
Supply voltage upper limit	6 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	27 kHz
width	1.25 mm

ZRtech embedded Altera CycloneIV FPGA development board received: I participated in the forum's grabbing event a while ago, [url=https://bbs.eeworld.com.cn/thread-440397-1-1.html]ZRtech Embedded and EEWORLD are giving out benefits! [/url] I was lucky enough to grab ...; High哥 FPGA/CPLD

ISE instantiates microblaze: The function I implemented with microblaze in EDK is good, and it is also correct when downloaded to the board. However, after using EDK as a submodule of ISE, it does not respond. That is to say, whe...; sanbao_3 FPGA/CPLD

FPGA to realize full color OLED dynamic video display control.pdf: FPGA to realize full color OLED dynamic video display control.pdf...; zxopenljx FPGA/CPLD

WINCE5 save desktop files: I want to ask why my WINCE HIVE registry can be saved successfully but I can't put the file on the desktop. Because after restarting, the file on the desktop is gone.. Why is this?...; 13711088469 Embedded System

About STM8Sschematics voltage: What are the high and low potential trigger voltages for STM8S schematics? Which document explains it?...; qjc221 stm32/stm8

Are the right angles in the diagram not allowed?: The circled area is what I call a right angle. Lines connected to the edge of the post in other ways will also form an acute angle and an obtuse angle. I remember that acute angles are also not allowe...; chen468859 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components