DAC70501ZDQFR datasheet, PDF - EEWORLD Datasheet

DAC70501ZDQFR: DescriptionTrue 14-bit, 1-ch, SPI/I2C, voltage-output DAC in WSON package with precision internal reference 8-WSON -40 to 125; CategoryAnalog mixed-signal IC converter; File Size3MB，51 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

DAC70501ZDQFR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DAC70501ZDQFR	-	-	View	Buy Now

True 14-bit, 1-ch, SPI/I2C, voltage-output DAC in WSON package with precision internal reference 8-WSON -40 to 125

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
package instruction	HVSON,
Reach Compliance Code	compliant
Factory Lead Time	6 weeks
Samacsys Description	Digital to Analog Converters - DAC True 14-Bit, 1-channel, SPI/I2C, Vout DAC in tiny SON package with precision internal reference 8-WSON -40 to 125
Maximum analog output voltage	5.5 V
Minimum analog output voltage
Converter type	D/A CONVERTER
Enter bit code	BINARY
Input format	SERIAL
JESD-30 code	S-PDSO-N8
JESD-609 code	e4
length	2 mm
Maximum linear error (EL)	0.0061%
Humidity sensitivity level	2
Number of digits	14
Number of functions	1
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	HVSON
Package shape	SQUARE
Package form	SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Maximum seat height	0.8 mm
Maximum stabilization time	5 µs
Nominal settling time (tstl)	5 µs
Nominal supply voltage	5 V
surface mount	YES
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	2 mm

MSP430 Common Errors and Solutions: [size=16px][b]1. Set the number of characters for the Tab key indentation of IAR software[/b][/size] [size=16px] Method: Tools-Options-Editor-Tab Size, change the number at the end as usual.[/size] [s...; qinkaiabc Microcontroller MCU

Zigbee address allocation: Is the address of Zigbee automatically assigned or self-assigned? Can the other two terminal devices transmit information through the router?...; hytz845 RF/Wirelessly

I also sell a few books. Check to see if there are any books you need that have already been published.: [i=s]This post was last edited by wlzeagle on 2014-11-3 17:04[/i] As shown below:100 does not include postage, does anyone want it?...; wlzeagle Buy&Sell

2020 National College Student Electronics Contest Test Questions: ...; gmchen Electronics Design Contest

Glowing bicycle tires: In order to make cycling safer at night, designer James Tristram added some LED lights to the tires. They can light up directly by the rotation of the wheels, emitting a red or blue halo, and can be c...; xyh_521 Creative Market

When designing a CPLD using a schematic, will the use of two NOT gates be optimized away?: I have just learned CPLD/FPGA. During the schematic design process, I want to implement a delay function and use two NOT gates. Now the question is, will the use of two NOT gates be optimized out duri...; U201015703 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components