GS8662D09BD-400I datasheet, PDF

Datasheet> All Categories > storage> storage> GS8662D09BD-400I

GS8662D09BD-400I: DescriptionStatic random access memory 1.8 or 1.5V 8M x 9 72M; Categorystorage storage; File Size362KB，33 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/

Download Datasheet Parametric View All

GS8662D09BD-400I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8662D09BD-400I	-	-	View	Buy Now

GS8662D09BD-400I Overview

Static random access memory 1.8 or 1.5V 8M x 9 72M

GS8662D09BD-400I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	GSI Technology
Parts packaging code	BGA
package instruction	LBGA, BGA165,11X15,40
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Factory Lead Time	8 weeks
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	400 MHz
I/O type	SEPARATE
JESD-30 code	R-PBGA-B165
length	15 mm
memory density	75497472 bit
Memory IC Type	QDR SRAM
memory width	9
Number of functions	1
Number of terminals	165
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	8MX9
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
power supply	1.5/1.8,1.8 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum standby current	0.27 A
Minimum standby current	1.7 V
Maximum slew rate	0.745 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	13 mm

Preview

Download Datasheet

View All

GS8662D08/09/18/36BD-400/350/333/300/250

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with present 144 Mb devices

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

72Mb SigmaQuad-II

Burst of 4 SRAM

Clocking and Addressing Schemes

400 MHz–250 MHz

1.8 V V

1.8 V and 1.5 V I/O

The GS8662D08/09/18/36BD SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

C clock inputs. C and C are also independent single-ended

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

Each internal read and write operation in a SigmaQuad-II B4

RAM is four times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore the address

field of a SigmaQuad-II B4 RAM is always two address pins

less than the advertised index depth (e.g., the 8M x 8 has a 2M

addressable index).

SigmaQuad™ Family Overview

The GS8662D08/09/18/36BD are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. The GS8662D08/09/18/36BD SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

-400

tKHKH

tKHQV

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

-333

3.0 ns

0.45 ns

-300

3.3 ns

0.45 ns

-250

4.0 ns

0.45 ns

Rev: 1.02d 8/2017

1/33

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

TDA1013B power amplifier circuit diagram

5G168, 5GM168, SK168 audio voltage control lighting control application-specific integrated circuit

Kilowatt level full-bridge conversion switching power supply circuit

Universal frequency converter regulates the speed of single-phase motors

Charge pump voltage converter parallel connection circuit diagram

Overcurrent protection circuit in AC voltage regulation trigger control circuit

Looking for advice on NRF905: When using NRF905 module for sending and receiving, there is a problem - after sending many times, another 905 can receive. The two modules are very close. Have you ever encountered this situation? Pl...; zzbaizhi Microcontroller MCU

Transplantation of LCD driver and GUI programming under S3C2410: Example of transplanting LCD driver and programming graphical interface under S3C2410...; daat Embedded System

3G-based SMS alarm temperature monitoring equipment: Based on 3G global universal remote temperature alarm monitoring equipment;...; mgfhappy Renesas Electronics MCUs

About the BSL interface of msp430f149: I am a newbie, and I would like to ask the experts: I know that the BSL of 149 has ten interfaces, of which 9 and 10 are left unconnected. It is said on the Internet that the first 6 interfaces can be...; uuiikid Microcontroller MCU

Negative voltage slope fast charger reference circuit: ...; czf0408 Power technology

Design of 8-bit decimal frequency meter: The improved method mainly uses counting to change the frequency... At the same time, I think it should be possible to obtain it using the frequency division method. However, after simulation, the wav...; emnqsu FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components