EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81284Z36GB-200I

Description
Static random access memory 2.5 or 3.3V 4M x 36 144M
Categorystorage    storage   
File Size500KB,29 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance
Download Datasheet Parametric View All

GS81284Z36GB-200I Online Shopping

Suppliers Part Number Price MOQ In stock  
GS81284Z36GB-200I - - View Buy Now

GS81284Z36GB-200I Overview

Static random access memory 2.5 or 3.3V 4M x 36 144M

GS81284Z36GB-200I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionBGA,
Contacts119
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Factory Lead Time10 weeks
Maximum access time7.5 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES WITH 3.3V
JESD-30 codeR-PBGA-B119
JESD-609 codee1
length22 mm
memory density150994944 bit
Memory IC TypeZBT SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count4194304 words
character code4000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize4MX36
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.99 mm
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
GS81284Z18/36B-250/200/167
119-Bump BGA
Commercial Temp
Industrial Temp
Features
• NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM™, NoBL™ and
ZBT™ SRAMs
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• User-configurable Pipeline and Flow Through mode
• ZQ mode pin for user-selectable high/low output drive
• IEEE 1149.1 JTAG-compatible Boundary Scan
• LBO pin for Linear or Interleave Burst mode
• Pin-compatible with 8Mb, 16Mb, 36Mb and 72Mb devices
• Byte write operation (9-bit Bytes)
• 3 chip enable signals for easy depth expansion
• ZZ Pin for automatic power-down
• JEDEC-standard 119-bump BGA package
• RoHS-compliant 119-bump BGA packages available
144Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz–167 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS81284Z18/36 may be configured by the user to operate
in Pipeline or Flow Through mode. Operating as a pipelined
synchronous device, in addition to the rising-edge-triggered
registers that capture input signals, the device incorporates a
rising edge triggered output register. For read cycles, pipelined
SRAM output data is temporarily stored by the edge-triggered
output register during the access cycle and then released to the
output drivers at the next rising edge of clock.
Functional Description
The GS81284Z18/36 is a 144Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
The GS81284Z18/36 is implemented with GSI's high
pipelined read/double late write or flow through read/single
performance CMOS technology and is available in a JEDEC-
late write SRAMs, allow utilization of all available bus
standard 119-bump BGA package.
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Parameter Synopsis
-250
Pipeline
3-1-1-1
t
KQ
(x18/x36)
tCycle
Curr (x18)
Curr (x36)
t
KQ
tCycle
Curr (x18)
Curr (x36)
2.5
4.0
480
550
6.5
6.5
370
405
-200
3.0
5.0
420
480
7.5
7.5
340
370
-167
3.4
6.0
385
430
8.0
8.0
330
360
Unit
ns
ns
mA
mA
ns
ns
mA
mA
Flow Through
2-1-1-1
Rev: 1.02 7/2010
1/29
© 2007, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Support the competition, 16 routines of STM32F7-DISO - Smart Camera Intruder
Use mdk516 to open debugging, it is very easy to use, all debugging is OK~~ Package and send you 16 routines, the official ones are very good~~ Download it~...
caizhiwei stm32/stm8
About the Bandwidth of Analog Multipliers
The bandwidth of an analog multiplier refers to the filtering of the input signal or the filtering after the multiplication operation....
亚里士缺德 Analog electronics
What is the maximum screen size that LaunchPad can drive? Can 128x128 be handled?
What is the maximum screen size that LaunchPad can drive? Can 128x128 be handled? It turns out I have an old 3100 phone, and I plan to install it on Launchpad!*****************************************...
wuyanyanke Microcontroller MCU
Regarding the LWIP application of LM3S, the IP_ADDR_ANY problem when binding the address
I've been looking at applications of LWIP recently and have done a few experiments, all of which are Zhou Ligong's routines. I've tried both UDP and TCP, and there were no problems. But I have always ...
xuhe1206 Microcontroller MCU
Bluenrg-2N master receives slave data
Hey guys, I have something I don't understand, I want to ask the following experts! I want to use two bluenrg-2n for master-slave communication, each bluenrg-2n is connected to the stm32f405 on its ow...
qiyuan ST - Low Power RF
Looking for a development board with more functions
I want to learn FPGA and now I want an FPGA development board with more functions. The price is negotiable....
zongbao Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1409  2554  1222  462  2298  29  52  25  10  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号