EEWORLDEEWORLDEEWORLD

Part Number

Search

CY62157H30-55ZSXE

Description
static random access memory
Categorysemiconductor    Memory IC    Static random access memory   
File Size373KB,21 Pages
ManufacturerCypress Semiconductor
Environmental Compliance
Download Datasheet Parametric Compare View All

CY62157H30-55ZSXE Online Shopping

Suppliers Part Number Price MOQ In stock  
CY62157H30-55ZSXE - - View Buy Now

CY62157H30-55ZSXE Overview

static random access memory

CY62157H30-55ZSXE Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Product Categorystatic random access memory
storage8 Mbit
organize512 k x 16
interview time55 ns
Interface TypeParallel
Supply voltage - max.3.6 V
Supply voltage - min.2.2 V
Supply current—max.36 mA
Minimum operating temperature- 40 C
Maximum operating temperature+ 125 C
Installation styleSMD/SMT
Package/boxTFSOP-48
EncapsulationTray
storage typeSDR
seriesCY62157H
Factory packaging quantity135
CY62157H MoBL
®
8-Mbit (512K words × 16-bit) Static RAM
with Error-Correcting Code (ECC)
8-Mbit (512K words × 16-bit) Static RAM with Error-Correcting Code (ECC)
Features
Ultra-low standby current
Typical standby current: 5.5A
Maximum standby current: 16
A
High speed: 45 ns
Voltage range: 2.2 V to 3.6 V
Embedded Error-Correcting Code (ECC) for single-bit error
correction
1.0 V data retention
Transistor-transistor logic (TTL) compatible inputs and outputs
Available in Pb-free 48-ball VFBGA and 48-pin TSOP I
packages
Data writes are performed by asserting the Write Enable input
(WE LOW), and providing the data and address on device data
(I/O
0
through I/O
15
) and address (A
0
through A
18
) pins
respectively. The Byte High/Low Enable (BHE, BLE) inputs
control byte writes, and write data on the corresponding I/O lines
to the memory location specified. BHE controls I/O
8
through
I/O
15
and BLE controls I/O
0
through I/O
7
.
Data reads are performed by asserting the Output Enable (OE)
input and providing the required address on the address lines.
Read data is accessible on I/O lines (I/O
0
through I/O
15
). Byte
accesses can be performed by asserting the required byte
enable signal (BHE, BLE) to read either the upper byte or the
lower byte of data from the specified address location.
All I/Os (I/O
0
through I/O
15
) are placed in a high impedance state
when the device is deselected (CE
1
HIGH / CE
2
LOW for dual
chip enable device), or control signals are de-asserted (OE, BLE,
BHE).
These devices also have a unique “Byte Power down” feature,
where, if both the Byte Enables (BHE and BLE) are disabled, the
devices seamlessly switch to standby mode irrespective of the
state of the chip enable(s), thereby saving power.
The CY62157H device is available in a Pb-free 48-ball VFBGA
and 48-pin TSOP I packages. The logic block diagram is on
page 2.
Functional Description
CY62157H is a high-performance CMOS low-power (MoBL)
SRAM device with Embedded Error-Correcting Code. ECC logic
can detect and correct single bit error in accessed location.
This device is offered in dual chip enable option. Dual chip
enable devices are accessed by asserting both chip enable
inputs – CE
1
as LOW and CE
2
as HIGH.
Product Portfolio
Features and
Options
(see the Pin
Configurations
section)
Dual Chip
Enable
Power Dissipation
Range
V
CC
Range (V)
Speed (ns)
Operating I
CC
, (mA)
f = f
max
Typ
[1]
Industrial
2.2 V–3.6 V
45
29
Max
36
Standby, I
SB2
(µA)
Typ
[1]
5.5
Max
16
Product
CY62157H30
Note
1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V
CC
= 3 V (for V
CC
range of 2.2 V–3.6 V), T
A
= 25 °C.
Cypress Semiconductor Corporation
Document Number: 001-88316 Rev. *E
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised February 8, 2018

CY62157H30-55ZSXE Related Products

CY62157H30-55ZSXE CY62157H30-55ZSXET
Description static random access memory static random access memory
Maker Cypress Semiconductor Cypress Semiconductor
Product Category static random access memory static random access memory
storage 8 Mbit 8 Mbit
organize 512 k x 16 512 k x 16
interview time 55 ns 55 ns
Interface Type Parallel Parallel
Supply voltage - max. 3.6 V 3.6 V
Supply voltage - min. 2.2 V 2.2 V
Supply current—max. 36 mA 36 mA
Minimum operating temperature - 40 C - 40 C
Maximum operating temperature + 125 C + 125 C
Installation style SMD/SMT SMD/SMT
Package/box TFSOP-48 TFSOP-48
Encapsulation Tray Reel
storage type SDR SDR
series CY62157H CY62157H
Factory packaging quantity 135 1000
uboot boots the kernel to Uncompressing Linux...done, booting the kernel. Then it dies
I transplanted uboot1.3.2, and the kernel used is QQ2440. Friendly Arm has compiled the image. First use the first solution mentioned on the Internet: For the console problem, please see the following...
A11111 Linux and Android
"Aurora", the first mid-to-high-end development board in the making
As we have accumulated a certain amount of commercialization experience from Espier, we have finally put on the agenda the mid-to-high-end development board that we have been wanting to launch for a l...
kdy FPGA/CPLD
【Portable Environmental Status Detector】UART Serial Communication
Serial communication is an important function. It can not only realize the communication between MCUs, but also control the devices that can be controlled by the serial port, such as serial-controlled...
jinglixixi DigiKey Technology Zone
[English-Chinese] Amplifier Power Supply Resistance and Noise Considerations
It's the weekend again!! Today I would like to share with you an article written by Jorge Vega, a data analysis engineer at Texas Instruments. Low noise design is critical in many applications. Variou...
德州仪器 Analogue and Mixed Signal
About TMS570LC4357 MAC pin problem
Hi everyone, I would like to ask about the TMS570LC4357 MAC pins. We are using the TMS570LC43x HDK to do preliminary evaluation work for automotive controller development. The TMS570LC43x HDK uses the...
bryant Microcontroller MCU
I am a novice and don't quite understand the dual-channel PWM code with dead zone. I hope you can give me some advice. I would be very grateful. Thank you!!!
I'm learning MSP430 recently. There is a library file in the book about Timer_A generating PWM waveform. Among them is the code for dual-channel PWM with dead zone. I don't quite understand it. I hope...
baqs603 TI Technology Forum

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1476  2791  2730  1336  2171  30  57  55  27  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号