EEWORLDEEWORLDEEWORLD

Part Number

Search

X5329S8IZ-2.7A

Description
Monitoring circuit CPU SUP 32K SPI EE RST HI 2 7-3 6V IND
CategoryPower/power management    The power supply circuit   
File Size331KB,21 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

X5329S8IZ-2.7A Overview

Monitoring circuit CPU SUP 32K SPI EE RST HI 2 7-3 6V IND

X5329S8IZ-2.7A Parametric

Parameter NameAttribute value
Brand NameIntersil
Is it Rohs certified?conform to
MakerRenesas Electronics Corporation
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresWATCHDOG TIMER, POWER-ON RESET CONTROL, SUPPLY VOLTAGE SUPERVISION
Adjustable thresholdYES
Analog Integrated Circuits - Other TypesPOWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Humidity sensitivity level1
Number of channels1
Number of functions1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3.9 mm
®
X5328, X5329
(Replaces X25328, X25329)
Data Sheet
October 17, 2005
FN8132.1
CPU Supervisor with 32Kbit SPI EEPROM
FEATURES
• Low V
CC
detection and reset assertion
—Five standard reset threshold voltages
—Re-program low V
CC
reset threshold voltage
using special programming sequence
—Reset signal valid to V
CC
= 1V
• Long battery life with low power consumption
—<1µA max standby current
—<400µA max active current during read
• 32Kbits of EEPROM
• Built-in inadvertent write protection
—Power-up/power-down protection circuitry
—Protect 0, 1/4, 1/2 or all of EEPROM array with
Block Lock
protection
—In circuit programmable ROM mode
• 2MHz SPI interface modes (0,0 & 1,1)
• Minimize EEPROM programming time
—32-byte page write mode
—Self-timed write cycle
—5ms write cycle time (typical)
• 2.7V to 5.5V and 4.5V to 5.5V power supply
operation
• Available packages
—14 Ld TSSOP, 8 Ld SOIC, 8 Ld PDIP
• Pb-free plus anneal available (RoHS compliant)
BLOCK DIAGRAM
WP
SI
SO
SCK
CS
Data
Register
Command
Decode &
Control
Logic
DESCRIPTION
These devices combine three popular functions, Power-
on Reset Control, Supply Voltage Supervision, and Block
Lock Protect Serial EEPROM Memory in one package.
This combination lowers system cost, reduces board
space requirements, and increases reliability.
Applying power to the device activates the power-on
reset circuit which holds RESET/RESET active for a
period of time. This allows the power supply and oscilla-
tor to stabilize before the processor can execute code.
The device’s low V
CC
detection circuitry protects the
user’s system from low voltage conditions by holding
RESET/RESET active when V
CC
falls below a mini-
mum V
CC
trip point. RESET/RESET remains asserted
until V
CC
returns to proper operating level and stabi-
lizes. Five industry standard V
TRIP
thresholds are
available, however, Intersil’s unique circuits allow the
threshold to be reprogrammed to meet custom
requirements or to fine-tune the threshold in applica-
tions requiring higher precision.
Protect Logic
Status
Register
EEPROM Array
8Kbits
8Kbits
16Kbits
Reset
Timebase
RESET/RESET
V
CC
V
TRIP
+
-
Power-on and
Low Voltage
Reset
Generation
X5328 = RESET
X5329 = RESET
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

X5329S8IZ-2.7A Related Products

X5329S8IZ-2.7A X5328PZ-2.7
Description Monitoring circuit CPU SUP 32K SPI EE RST HI 2 7-3 6V IND Monitoring circuit CPU SUP 32K SPI EE RST LW 2 7-5 5V 2
Brand Name Intersil Intersil
Is it Rohs certified? conform to conform to
Maker Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code SOIC PDIP, SOIC
package instruction SOP, DIP,
Contacts 8 8, 8
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
Other features WATCHDOG TIMER, POWER-ON RESET CONTROL, SUPPLY VOLTAGE SUPERVISION WATCHDOG TIMER, POWER-ON RESET CONTROL, SUPPLY VOLTAGE SUPERVISION
Adjustable threshold YES YES
Analog Integrated Circuits - Other Types POWER SUPPLY MANAGEMENT CIRCUIT POWER SUPPLY MANAGEMENT CIRCUIT
JESD-30 code R-PDSO-G8 R-PDIP-T8
JESD-609 code e3 e3
length 4.9 mm 9.585 mm
Number of channels 1 1
Number of functions 1 1
Number of terminals 8 8
Maximum operating temperature 85 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE
Peak Reflow Temperature (Celsius) 260 NOT APPLICABLE
Certification status Not Qualified Not Qualified
Maximum seat height 1.75 mm 5.33 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2.7 V 2.7 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES NO
technology CMOS CMOS
Temperature level INDUSTRIAL COMMERCIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn)
Terminal form GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 2.54 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 40 NOT APPLICABLE
width 3.9 mm 7.62 mm
The forum is huge, where should I start learning?
Hello everyone, I am a student, now studying Automation at Guangdong University of Technology. I don't know what I should study. The forum is so big that I don't know where to start. Although I am alr...
zuopie Talking
Question: Problems with stm32 timer and external interrupt
What is the difference between the interrupt in the input capture mode of the stm32 timer and the external interrupt? Both of them execute the interrupt program after capturing the edge of the signal....
雨夏 stm32/stm8
Ended | Live broadcast [Cloud-based secure authentication | Microchip embedded security solutions]
TrustFLEX security element is a pre-configured device that can use Microchip's security services. It not only saves costs, but also reduces risks and prevents keys from being exposed to software or th...
EEWORLD社区 FPGA/CPLD
Advantages and disadvantages of wireless sensor networks and traditional sensor networks
I'm a newbie and would like to know some knowledge in this area. I hope some expert can give me some ideas so that I can compare them carefully. I'm currently hesitating....
stenvenst Sensor
Security video surveillance has five major trends in both offense and defense, supply and demand are favorable
The security video surveillance industry has a long-term positive logic. First, security needs are growing rapidly with economic development and improved living standards. The accelerated transformati...
xyh_521 Industrial Control Electronics
FPGA counts two signals of the same frequency, but the count values are not equal
Hello everyone, I would like to ask you about the FPGA counter problem: FPGA (EP4CE6) has designed a dual-channel counter, which continuously counts the two input square wave signals and subtracts the...
jys031006 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1874  2093  124  2806  1693  38  43  3  57  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号