S29GL512S11TFB010YZK001 datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> NOR flash memory> S29GL512S11TFB010YZK001

S29GL512S11TFB010YZK001: DescriptionNOR flash memory; Categorysemiconductor Memory IC NOR flash memory; File Size2MB，109 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

S29GL512S11TFB010YZK001 Overview

NOR flash memory

S29GL512S11TFB010YZK001 Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Product Category	NOR flash memory
series	S29GL01G/512/256/128S
Encapsulation	Tray
Factory packaging quantity	91

Preview

Download Datasheet

View All

S29GL01GS/S29GL512S

S29GL256S/S29GL128S

1-Gbit (128 Mbyte)/512-Mbit (64 Mbyte)/

256-Mbit (32 Mbyte)/128-Mbit (16 Mbyte),

3.0 V, GL-S Flash Memory

General Description

The Cypress

S29GL01G/512/256/128S are MirrorBit

Eclipse flash products fabricated on 65 nm process technology. These

devices offer a fast page access time as fast as 15 ns with a corresponding random access time as fast as 90 ns. They feature a

Write Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective

programming time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that

require higher density, better performance and lower power consumption.

Distinctive Characteristics



CMOS 3.0 Volt Core with Versatile I/O



65 nm MirrorBit Eclipse Technology



Single supply (V

) for read / program / erase (2.7 V to

3.6 V)



Versatile I/O Feature

– Wide I/O voltage range (V

): 1.65 V to V



×16 data bus



Asynchronous 32-byte Page read



512-byte Programming Buffer

– Programming in Page multiples, up to a maximum of

512 bytes



Single word and multiple program on same word options



Automatic Error Checking and Correction (ECC) – internal

hardware ECC with single bit error correction



Sector Erase

– Uniform 128-kbyte sectors



Suspend and Resume commands for Program and Erase

operations



Status Register, Data Polling, and Ready/Busy pin methods

to determine device status



Advanced Sector Protection (ASP)

– Volatile and non-volatile protection methods for each

sector



Separate 1024-byte One Time Program (OTP) array with two

lockable regions



Common Flash Interface (CFI) parameter table



Temperature Range / Grade

– Industrial (-40 °C to +85 °C)

– Industrial Plus(-40 °C to +105 °C)

– Automotive, AEC-Q100 Grade 3 (-40 °C to +85 °C)

– Automotive, AEC-Q100 Grade 2 (-40 °C to +105 °C)



100,000 Program / Erase Cycles



20 Years Data Retention



Packaging Options

– 56-pin TSOP

– 64-ball LAA Fortified BGA, 13 mm × 11 mm

– 64-ball LAE Fortified BGA, 9 mm × 9 mm

– 56-ball VBU Fortified BGA, 9 mm × 7 mm

Cypress Semiconductor Corporation

Document Number: 001-98285 Rev. *R

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised June 21, 2018

S29GL01GS/S29GL512S

S29GL256S/S29GL128S

Table 1.1

S29GL-S Address Map

Type

Address within Page

Address within Write Buffer

Page

Write-Buffer-Line

Count

256

4096

256

1024 (1 Gb)

512 (512 Mb)

256 (256 Mb)

128 (128 Mb)

Addresses

A3–A0

A7–A0

A15–A4

A15–A8

Sector

MAX

–A16

The device control logic is subdivided into two parallel operating sections, the Host Interface Controller (HIC) and the Embedded

Algorithm Controller (EAC). HIC monitors signal levels on the device inputs and drives outputs as needed to complete read and write

data transfers with the host system. HIC delivers data from the currently entered address map on read transfers; places write

transfer address and data information into the EAC command memory; notifies the EAC of power transition, hardware reset, and

write transfers. The EAC looks in the command memory, after a write transfer, for legal command sequences and performs the

related Embedded Algorithms.

Changing the non-volatile data in the memory array requires a complex sequence of operations that are called Embedded

Algorithms (EA). The algorithms are managed entirely by the device internal EAC. The main algorithms perform programming and

erase of the main array data. The host system writes command codes to the flash device address space. The EAC receives the

commands, performs all the necessary steps to complete the command, and provides status information during the progress of an

EA.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (High) to a logic 0 (Low). Only an Erase operation

is able to change a 0 to a 1. An erase operation must be performed on an entire 128-kbyte aligned and length group of data call a

Sector. When shipped from Cypress all Sectors are erased.

Programming is done via a 512-byte Write Buffer. It is possible to write from 1 to 256 words, anywhere within the Write Buffer before

starting a programming operation. Within the flash memory array, each 512-byte aligned group of 512 bytes is called a Line. A

programming operation transfers volatile data from the Write Buffer to a non-volatile memory array Line. The operation is called

Write Buffer Programming.

As the device transfers each 32-byte aligned page of data that was loaded into the Write buffer to the 512-byte Flash array line,

internal logic programs an ECC Code for the Page into a portion of the memory array not visible to the host system software. The

internal logic checks the ECC information during the initial access of every array read operation. If needed, the ECC information

corrects a one bit error during the initial access time.

The Write Buffer is filled with 1’s after reset or the completion of any operation using the Write Buffer. Any locations not written to a 0

by a Write to Buffer command are by default still filled with 1’s. Any 1’s in the Write Buffer do not affect data in the memory array

during a programming operation.

As each Page of data that was loaded into the Write Buffer is transferred to a memory array Line.

Sectors may be individually protected from program and erase operations by the Advanced Sector Protection (ASP) feature set.

ASP provides several, hardware and software controlled, volatile and non-volatile, methods to select which sectors are protected

from program and erase operations.

Document Number: 001-98285 Rev. *R

Page 5 of 108

Recommended Resources

Use LC182 to create a home karaoke lighting renderer

Sanyo 80P switching power supply circuit diagram

JD1C type electrical schematic circuit

Boost converter circuit diagram using MAX641

555 small electronic jewelry circuit

Computer motherboard circuit diagram 440BX_19

【Design Tools】Xilinx's new generation 28nm FPGA technology overview: Xilinx selected 28nm high dielectric metal gate (HKMG) high-performance low-power technology and combined it with the new integrated ASMBLTM architecture to launch a new generation of FPGAs that can r...; GONGHCU FPGA/CPLD

BB Black Basics - Recent Learning Process: [i=s]This post was last edited by lonerzf on 2014-1-1 11:00[/i] [size=2]After nearly a week of hard work, searching a lot of information, reinstalling several systems, although there were many detours...; lonerzf DSP and ARM Processors

pic16f785 amplifier problem.: How to set the internal register of the pic16f785 amplifier, how to draw the external circuit diagram, how to calculate the magnification. . Which great god knows...; fan8788494 Microchip MCU

C++ Programming for MSP430: We know that MSP430 supports C++ programming.However, books generally do not introduce the features that are suitable for C++ programming. Doesit basically support the methods that can be used in ordi...; 傻砖头 Microcontroller MCU

Bluetooth EDR Technology and Applications: Bluetooth wireless technology is a short-range communication system that provides voice and data connections between different information appliances. The maximum data rate originally designed was 1 M...; JasonYoo RF/Wirelessly

Understand the perfect combination of RPA and AI in one article: The application scope of RPA combined with AI is extremely wide . In addition to handling simple repetitive tasks such as logging in and sending emails, Excel calculations, and file organization, it c...; 章鱼机器人RPA Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components